Network on chip with minimum guaranteed bandwidth for...

Details Network on chip with minimum guaranteed bandwidth for... Network on chip with minimum guaranteed bandwidth for...

2008-05-15

2011-10-18

Ngo, Ricky (Department: 2464)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S389000, C370S401000, C370S254000, C370S208000

Reexamination Certificate

active

08040799

ABSTRACT:
A network on chip (‘NOC’) with guaranteed minimum bandwidth for virtual communications channels, the NOC including: integrated processor (‘IP’) blocks, routers, memory communications controllers, and network interface controllers, each IP block adapted to a router through a memory communications controller and a network interface controller, each memory communications controller controlling communications between an IP block and memory, each network interface controller controlling inter-IP block communications through routers, each router coupled for data communications with at least one other router through at least one link, each link including a wire bus wide enough to accommodate simultaneously, for transmission in one direction on the link, all or part of a data switching packet, each router implementing two or more virtual communications channels, each virtual communications channel characterized by a communication type, each virtual communications channel guaranteed at least a minimum bandwidth for data transmissions over a link between routers.

REFERENCES:
patent: 4813037 (1989-03-01), Debuysscher et al.
patent: 5590308 (1996-12-01), Shih
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5870479 (1999-02-01), Feiken et al.
patent: 5884060 (1999-03-01), Vegesna et al.
patent: 5974498 (1999-10-01), Hartmann
patent: 6047122 (2000-04-01), Spiller
patent: 6085315 (2000-07-01), Fleck et al.
patent: 6101599 (2000-08-01), Wright et al.
patent: 6145072 (2000-11-01), Shams et al.
patent: 6151668 (2000-11-01), Pechanek et al.
patent: 6292888 (2001-09-01), Nemirovksy et al.
patent: 6446171 (2002-09-01), Henriksen
patent: 6561895 (2003-05-01), Scales
patent: 6567895 (2003-05-01), Scales
patent: 6668308 (2003-12-01), Barroso et al.
patent: 6675284 (2004-01-01), Warren
patent: 6725317 (2004-04-01), Bouchier et al.
patent: 6823429 (2004-11-01), Olnowich
patent: 6891828 (2005-05-01), Ngai
patent: 6915402 (2005-07-01), Wilson et al.
patent: 6950438 (2005-09-01), Owen et al.
patent: 6973032 (2005-12-01), Casley et al.
patent: 6988149 (2006-01-01), Odenwald
patent: 7072996 (2006-07-01), Adusumilli et al.
patent: 7162560 (2007-01-01), Taylor et al.
patent: 7376789 (2008-05-01), Halleck et al.
patent: 7394288 (2008-07-01), Agarwal
patent: 7398374 (2008-07-01), DeLano
patent: 7464197 (2008-12-01), Ganapathy et al.
patent: 7493474 (2009-02-01), Pechanek et al.
patent: 7500060 (2009-03-01), Anderson et al.
patent: 7502378 (2009-03-01), Lajolo et al.
patent: 7521961 (2009-04-01), Anderson et al.
patent: 7533154 (2009-05-01), Chen et al.
patent: 7539124 (2009-05-01), Rhim et al.
patent: 7546444 (2009-06-01), Wolrich et al.
patent: 7568064 (2009-07-01), Reblewski et al.
patent: 7590774 (2009-09-01), Johns et al.
patent: 7689738 (2010-03-01), Williams et al.
patent: 2002/0099833 (2002-07-01), Steely et al.
patent: 2002/0178337 (2002-11-01), Wilson et al.
patent: 2003/0065890 (2003-04-01), Lyon
patent: 2004/0083341 (2004-04-01), Robinson et al.
patent: 2004/0088487 (2004-05-01), Barroso et al.
patent: 2004/0151197 (2004-08-01), Hui
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2004/0260906 (2004-12-01), Landin et al.
patent: 2005/0086435 (2005-04-01), Todoroki
patent: 2005/0166205 (2005-07-01), Oskin et al.
patent: 2005/0198442 (2005-09-01), Mandler
patent: 2005/0203988 (2005-09-01), Nolle et al.
patent: 2005/0238035 (2005-10-01), Riley
patent: 2006/0203825 (2006-09-01), Beigne et al.
patent: 2006/0209846 (2006-09-01), Clermidy et al.
patent: 2006/0242393 (2006-10-01), Park et al.
patent: 2007/0055826 (2007-03-01), Morton et al.
patent: 2007/0076739 (2007-04-01), Manjeshwar et al.
patent: 2008/0134191 (2008-06-01), Warrier et al.
patent: 2008/0186998 (2008-08-01), Rijpkema
patent: 2008/0205432 (2008-08-01), Gangwal
patent: 2009/0083263 (2009-03-01), Felch et al.
patent: 2009/0282222 (2009-11-01), Hoover et al.
patent: 1599471 (2005-03-01), None
Issenin et al.; (Date Reuse Driven Memory and network-on-Chip Co-Synthesis); NSF; pp. 1-7.
Kavaldijev et al. (“Providing QOS Guranteed in a NOC by Virtual Channel Reservation”); 2006; pp. 1-12.
Monchiero (“Exploration of Distrubuted Shared Memory Architecture of NOC-Based Microprocessors”, 2007) pp. 1-8.
Al-Hashimi; ( “Sytem-on-Chip- Next Generation Electronics” , “Asynchronous on-chip networks”2006); Chapter 18 p. 1-32.
Master Dissertation, University of Electronic Science and Technology of China, pp. 0-35 and pp. 36-81 (includes English abstract).
1994-2010 China Academic Journal Electronic Publishing House, pp. 0-30 and pp. 31-66 (includes English abstract).
Final Office Action, U.S. Appl. No. 11/972,753, filed Feb. 18, 2011.
Final Office Action, U.S. Appl. No. 12/015,975, filed Jan. 7, 2011.
Final Office Action, U.S. Appl. No. 12/108,846, filed Feb. 17, 2011.
Final Office Action, U.S. Appl. No. 12/113,286, filed Feb. 18, 2011.
Final Office Action, U.S. Appl. No. 12,118,059, filed Feb. 17, 2011.
Steve Furber, Future Trends in SOC Interconnect, Aug. 2000.
Bolotin, et al., The Power of Priority:NoC based Distributed Cache Coherency, May 21, 2007, IEEE, pp. 117-126.
Mereu, Gianni. “Conception, Analysis, Design and Realization of a Multi-socket Network-on-Chip Architecture and of the Binary Translation support for VLIW core targeted to Systems-on-Chip”, Mar. 2007, 145 pages, accessible at http://www.diee.unica.it/driei/tesi/19—mereu.pdf.
Huneycutt et al. “Software Caching using Dynamic Binary Rewriting for Embedded Devices”, 2001, Proceedings of the International Conference on Parallel Processing, 10 pages.
Cifuentes et al. “Walkabout—A Retargetable Dynamic Binary Translation Framework”, Sun Microsystems Laboratories, Jan. 2002, 13 pages.
Kavaldijev et al. (“Providing QOS Guaranteed in a NOC by Virtual Channel Reservation”); 2006; pp. 1-12.
Monchiero (“Exploration of Distributed Shared Memory Architecture of NOC-Based Microprocessors”, 2007) pp. 1-8.
Al-Hashimi; (“System-on-Chip-Net Generation Electronics”, “Asynchronous on-chip networks”2006); Chapter 18 p. 1-32.
Final Office Action, U.S. Appl. No. 11/926,212, filed Aug. 23, 2010.
Final Office Action, U.S. Appl. No. 11/955,553, filed Sep. 13, 2010.
Final Office Action, U.S. Appl. No. 12,031,733, filed Aug. 19, 2010.
Notice of Allowance, U.S. Appl. No. 12/118,298, filed Aug. 18, 2010.
Office Action, U.S. Appl. No. 11/972,753, filed Oct. 4, 2010.
Office Action, U.S. Appl. No. 12/015,975, filed Jul. 22, 2010.
Office Action, U.S. Appl. No. 11/937,579, filed Sep. 16, 2010.
Office Action, U.S. Appl. No. 12/118,059, filed Sep. 1, 2010.
Office Action, U.S. Appl. No. 12/121,168, filed Oct. 5, 2010.
Nikolay Kvaldjiev et al., A Virtual Channel Network-on-chip for GT and BE traffic, Apr. 2006, IEEE Emerging VLSI Technologies and Architectures.
Office Action, U.S. Appl. No. 11/926,212, filed Dec. 7, 2010.
Office Action, U.S. Appl. No. 11/945,396, filed Dec. 9, 2010.
Notice of Allowance, U.S. Appl. No. 11/955,553, filed Nov. 22, 2010.
Notice of Allowance, U.S. Appl. No. 12/031,733, filed Nov. 16, 2010.
Office Action, U.S. Appl. No. 12/118,017, filed Dec. 8, 2010.
Office Action, U.S. Appl. No. 12/118,272, filed Dec. 2, 2010.
Office Action, U.S. Appl. No. 12/108,846, filed Dec. 2, 2010.
Final Office Action, U.S. Appl. No. 12/117,875, filed Nov. 10, 2010.
Office Action, U.S. Appl. No. 12/117,906, filed May 9, 2008.
Office Action, U.S. Appl. No. 12/060,559, filed Nov. 3, 2010.
Advisory Action, U.S. Appl. No. 11/926,212, filed Nov. 2, 2010.
U.S. Appl. No. 12/117,897, filed May 9, 2008, Hoover, et al.
U.S. Appl. No. 12/031,733, filed Feb. 15, 2008, Hoover, et al.
U.S. Appl. No. 12/108,846, filed Apr. 24, 2008, Kuesel, et al.
U.S. Appl. No. 12/108,770, filed Apr. 24, 2008, Mejdrich, et al.
U.S. Appl. No. 12/029,647, filed Feb. 12, 2008, Hoover, et al.
U.S. Appl. No. 12/118,017, filed May 9, 2008, Comparan, et al.
U.S. Appl. No. 12/118,059, filed May 9, 2008, Mejdrich, et al.
U.S. Appl. No. 12/117,875, filed May 9, 200

Affiliated with

Also associated with

Rating

Network on chip with minimum guaranteed bandwidth for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Network on chip with minimum guaranteed bandwidth for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network on chip with minimum guaranteed bandwidth for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4290669