Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Reexamination Certificate
2002-10-17
2009-06-23
Donaghue, Larry D (Department: 2445)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
C709S223000, C709S227000
Reexamination Certificate
active
07552237
ABSTRACT:
Cached information that includes multiple network addresses is delivered in a manner that changes the order of the network addresses each time the cached information is delivered to a client, thereby achieving load balancing in a manner that reduces network traffic and improves system performance. In the preferred embodiments, the user defines a minimum time to live (TTL) and one or more order change criteria. When a query is made to a DNS, the DNS returns an answer that includes a time to live (TTL). This answer may be stored in a cache, and may include multiple network addresses. If the TTL for the answer received from a DNS is less that the minimum TTL, the TTL for the answer is set to the minimum TTL before storing the answer in the cache. When a query may be satisfied by a cached answer that includes multiple network addresses, a cache mechanism delivers the multiple cached network addresses in an order determined by the one or more order change criteria if the TTL for the cached results is a positive number. In this manner load balancing can be achieved while still benefiting from the performance enhancements of caching DNS query results.
REFERENCES:
patent: 6141696 (2000-10-01), Goertzel et al.
patent: 2001/0047421 (2001-11-01), Sridhar et al.
patent: 2002/0059622 (2002-05-01), Grove et al.
patent: 2003/0009591 (2003-01-01), Hayball et al.
patent: 2003/0126252 (2003-07-01), Abir
patent: 2003/0149755 (2003-08-01), Sadot
patent: 2004/0024872 (2004-02-01), Kelley et al.
patent: 2004/0128346 (2004-07-01), Melamed et al.
patent: 2006/0117038 (2006-06-01), Toebes et al.
Colajanni, M. and Yu, P. S. 1997. Adaptive TTL schemes for load balancing of distributed Web servers. SIGMETRICS Perform. Eval. Rev. 25, 2 (Sep. 1997), 36-42. DOI= http://doi.acm.org/10.1145/262391.262401.
Colajanni, M.; Yu, P.S.; Dias, D.M., “Scheduling algorithms for distributed Web servers,” Distributed Computing Systems, 1997., Proceedings of the 17th International Conference on , vol., no., pp. 169-176, May 27-30, 1997.
Colajanni, M.; Yu, P.S.; Cardellini, V., “Dynamic load balancing in geographically distributed heterogeneous Web servers,” Distributed Computing Systems, 1998. Proceedings. 18th International Conference on, vol., no., pp. 295-302, May 26-29, 1998.
William LeFebvre, Ken Craig; “Rapid Reverse DNS Lookups for Web Servers”; 2nd USENIX Symposium on Internet Technologies & Systems, Oct. 11-14, 1999, Boulder, Colorado, USA.
Cernohous Bob Richard
Mullenbach Timothy Dennis
Bhatia Ajay
Donaghue Larry D
International Business Machines - Corporation
Martin Derek P.
Martin & Associates LLC
LandOfFree
Network address cache apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network address cache apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network address cache apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4139453