Narrow fin FinFET

Details Narrow fin FinFET Narrow fin FinFET

2005-07-26

2005-07-26

Nelms, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Physical configuration of semiconductor

C257S327000, C257S347000

Reexamination Certificate

active

06921963

ABSTRACT:
A narrow channel FinFET is described herein with a narrow channel width. A protective layer may be formed over the narrow channel, the protective layer being wider than the narrow channel.

REFERENCES:
patent: 5757038 (1998-05-01), Wind et al.
patent: 6300182 (2001-10-01), Yu
patent: 6458662 (2002-10-01), Yu
patent: 6472258 (2002-10-01), Adkisson et al.
patent: 6475869 (2002-11-01), Yu
patent: 6583469 (2003-06-01), Fried et al.
patent: 6630388 (2003-10-01), Sekigawa et al.
patent: 6642090 (2003-11-01), Fried et al.
patent: 6645797 (2003-11-01), Buynoski et al.
patent: 6657252 (2003-12-01), Fried et al.
patent: 6657259 (2003-12-01), Fried et al.
patent: 6706571 (2004-03-01), Yu et al.
patent: 6709982 (2004-03-01), Buynoski et al.
patent: 6750487 (2004-06-01), Fried et al.
patent: 6768158 (2004-07-01), Lee et al.
patent: 2002/0130354 (2002-09-01), Sekigawa
patent: 2002/0140039 (2002-10-01), Adkisson
patent: 2003/0042531 (2003-03-01), Lee et al.
patent: 2004/0048424 (2004-03-01), Wu et al.
patent: 1 202 335 (2002-05-01), None
Digh Hisamoto et al.: “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
Yang-Kyu Choi et al.: “Sub-20nm CMOS Fin FET Technologies,” 0-7803-5410-9/99 IEEE, Mar. 2001, 4 pages.
Xuejue Huang et al.: “Sub-50 nm P-Channel Fin FET,” IEEE Transactions on Electron Devices, vol. 48, No. 5, May 2001, pp. 880-886.
Yang-Kyu Choi et al.: “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, vol. 23, No. 1, Jan. 2002, pp. 25-27.
Xuejue Huang et al.: “Sub 50-nm FinFET: PMOS,” 0-7803-7050-3/01 IEEE, Sep. 1999 4 pages.
Co-pending U.S. Appl. No. 10/614,052 filed Jul. 8, 2003 titled “Narrow Fins By Oxidation In Double-Gate FinFet,” 11 page specification, 7 sheets of drawings.
Co-pending U.S. Appl. No. 10/699,887 filed Nov. 4, 2003 titled “Self Aligned Damascene Gate,” 35 pages.

Affiliated with

Also associated with

Rating

Narrow fin FinFET does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Narrow fin FinFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Narrow fin FinFET will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3414424