Patent
1991-01-31
1992-07-21
Prenty, Mark V.
357 54, 357 59, H01L 2972, H01L 2934, H01L 2904
Patent
active
051327651
ABSTRACT:
There is provided a method for use in the fabrication of a transistor, the method including the steps of: providing a substrate of semiconductor material including a region of first conductivity type; forming a first layer of second conductivity type epitaxial semiconductor material over the region; forming a second layer of second conductivity type epitaxial semiconductor material over the first layer, the second layer of a relatively higher dopant concentration than the first layer; oxidizing a portion of the second layer; and removing the oxidized portion of the second layer to expose a portion of the first layer, the exposed portion of the first layer forming an intrinsic base region. The steps of forming the first and second layers are preferably performed using low temperature, ultra-high vacuum, epitaxial deposition processes.
REFERENCES:
patent: 3600651 (1971-08-01), Duncan
patent: 3915767 (1975-10-01), Welliver
patent: 4104090 (1978-08-01), Pogge
patent: 4157269 (1979-06-01), Ning et al.
patent: 4381956 (1983-05-01), Lane
patent: 4428111 (1984-01-01), Swartz
patent: 4483726 (1984-11-01), Issac et al.
patent: 4507847 (1985-04-01), Sullivan
patent: 4641416 (1987-02-01), Iranmanesh
patent: 4675983 (1987-06-01), Uehara
patent: 4689872 (1987-09-01), Appels et al.
patent: 4703554 (1987-11-01), Havemann
patent: 4706378 (1987-11-01), Havemann
patent: 4731341 (1988-03-01), Kawakatsu
patent: 4738624 (1988-04-01), Iyer et al.
patent: 4745080 (1988-05-01), Scovell et al.
patent: 4824794 (1989-04-01), Tabata et al.
patent: 4853344 (1989-08-01), Darmawan
patent: 4897363 (1990-01-01), Suda
patent: 4903104 (1990-02-01), Kawai et al.
patent: 4956689 (1990-09-01), Yuan et al.
patent: 4980739 (1990-12-01), Favreau
IBM Technical Disclosure Bulletin, vol. 27, No. 7B, Dec. 1094, by C. G. Jambotkar, "High Performance Transistor Structure", pp. 4517-4520.
IBM Technical Disclosure Bulletin, vol. 24, No. 11A, Apr. 1982 by C. G. Jambotkar "Enhancing the Performance of Bipolar Transistors" pp. 5563-5566.
Blouse Jeffrey L.
Fulton Inge G.
Lange Russell C.
Meyerson Bernard S.
Nummy Karen A.
Brandt Jeffrey L.
Huberfeld Harold
Prenty Mark V.
LandOfFree
Narrow base transistor and method of fabricating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Narrow base transistor and method of fabricating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Narrow base transistor and method of fabricating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-848002