Oscillators – Plural oscillators – Cascade or tandem connected
Reexamination Certificate
2006-01-17
2006-01-17
Nuton, My-Trang (Department: 2816)
Oscillators
Plural oscillators
Cascade or tandem connected
Reexamination Certificate
active
06987424
ABSTRACT:
A clock multiplier unit (CMU) used for a high speed communications system is supplied with an input reference clock and utilizes a narrowband phase-locked loop (PLL) to multiply the reference clock to supply a higher speed output clock used, e.g., as a FIFO read clock. The narrowband PLL sufficiently attenuates jitter in jitter frequencies of interest thereby allowing a relaxation of the jitter requirement for the input reference clock. The low speed clock used to write the FIFO may also be used as the reference clock. The bandwidth of the PLL may be selectable to accommodate reference clocks with different jitter specifications. The narrowband PLL transfer function may also be used to meet overall jitter transfer function requirements.
REFERENCES:
patent: 3968493 (1976-07-01), Last et al.
patent: 4184206 (1980-01-01), Harano
patent: 4237423 (1980-12-01), Rhodes
patent: 4371974 (1983-02-01), Dugan
patent: 5005016 (1991-04-01), Schmidt et al.
patent: 5027085 (1991-06-01), DeVito
patent: 5036298 (1991-07-01), Bulzachelli
patent: 5239561 (1993-08-01), Wong et al.
patent: 5373255 (1994-12-01), Bray et al.
patent: 5559841 (1996-09-01), Pandula
patent: 5942949 (1999-08-01), Wilson et al.
patent: 5952892 (1999-09-01), Szajda
patent: 5973570 (1999-10-01), Salvi et al.
patent: 5995812 (1999-11-01), Soleimani et al.
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6075388 (2000-06-01), Dalmia
patent: 6075416 (2000-06-01), Dalmia
patent: 6097777 (2000-08-01), Tateishi et al.
patent: 6111712 (2000-08-01), Vishakhadatta et al.
patent: 6125158 (2000-09-01), Carson et al.
patent: 6137372 (2000-10-01), Welland
patent: 6147567 (2000-11-01), Welland et al.
patent: 6150891 (2000-11-01), Welland et al.
patent: 6151152 (2000-11-01), Neary
patent: 6167245 (2000-12-01), Welland et al.
patent: 6208211 (2001-03-01), Zipper et al.
patent: 6208216 (2001-03-01), Nasila
patent: 6519722 (2003-02-01), Wiggins
patent: 6531926 (2003-03-01), Pate et al.
patent: 6538518 (2003-03-01), Chengson
patent: 6590426 (2003-07-01), Perrott
patent: 6630868 (2003-10-01), Perrott et al.
patent: 62-81813 (1987-04-01), None
Silicon Laboratories, Product Specification, Si5020, SiPHY™ Multi-Rate Sonet/SDH Clock and Data Recoivery IC, Preliminary Rev. 0.6 Jul. 2000, 2000, pp. 1-16.
Andersson, L. I. et al, “Silicon Bipolar Chipset for SONET/SDH 10 Gb/s Fiber-Optic Communication Links,” IEEE Journal of Solid-State Circuits, vol. 30, No. 3, Mar. 1995, pp. 210-218.
Belot, D. et al., “A 3.3-V Power Adaptive 1244/622/155 Mbit/s Transceiver for ATM, SONET/SDH,” Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1047-1058.
Gray, C. T. et al., “A Sampling Technique and Its CMOS Implementation with 1 Gb/s Bandwidth and 25 ps Resolution,” IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 340-349.
Guiterrez G. et al., “2.488 Gb/s Silicon Bipolar Clock and Data Recovery IC for SONET (OC-48),” IEEE 1998 Custom Integrated Circuits Conference, pp. 575-578.
Guiterrez, G. and Kong, S., “Unaided 2.5 Gb/s Silicon Bipolar Clock and Data Recovery IC,” VIII-7, 1998 IEEE Radio Frequency Integrated Circuits Symposium, pp. 173-176.
Hogge, Charles R., Jr., “A Self Correcting Clock Recovery Circuit,” IEEE Journal of Lightwave Technology, vol. LT-3, Dec. 1985, pp. 1312-1314, re-printed as pp. 249-251.
Hu, T. H. and Gray, P. R., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1314-1320.
Jarman, David, “A Brief Introduction to Sigma Delta Conversion,” Application Note AN9504, Intersil Corporation, May 1995, pp. 1-7.
Kawai, K. et al., “A 557-mW, 2.5-Gbit/s SONET/SDH Regenerator-Section Terminating LSI Chip Using Low-Power Bipolar-LSI Design,” IEEE Journal of Solid-State Circuits, vol. 34, No. 1, Jan. 1999, pp. 12-17.
Lee, T. H. and Bulzacchelli, J. F., “A 155-MHz Clock Recovery Delay- and Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. SC-27, Dec. 1992, pp. 1736-1746, re-printed as pp. 421-430.
Lee, T. H. et al., “A 2.5 V. CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,” IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Perrott, M. et al., “A 27mW CMOS Fractional-N Synthesizer/Modulator IC,” 1997 IEEE International Solid-State Circuits Conference, Session 22, Communications Building Blocks II, Paper SP 22.2, 1997 Digest of Technical Papers, vol. 40, pp. 366-367, 487.
Perrott, M. et al., “A 27mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5-Mb/s GFSK Modulation,” IEEE Journal of Solid-States Circuits, vol. 32, No. 12, Dec. 1997, pp. 2048-2060.
Pottbacker, A. et al., “A Si Bipolar Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1747-1751.
Razavi, Behzad, “Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits—A Tutorial,” Monolithic Phase-Locked Loops and Clock Recovery Circuits—Theory and Design, ed. B. Razavi, IEEE Press, N.Y., 1996, pp. 1-39.
Walker, R. C. et al., “A 10Gb/s Si-Bipolar TX/RX Chipset for Computer Data Transmission,” IEEE International Solid-State Circuits Conference, Session 19, Paper 19.1 Slide Supplement, 1998, pp. 19.1-1-19.1-11.
Walker, R. C. et al., “A 1.5 Gb/s Link Interface Chipset for Computer Data Transmission,” IEEE Journal on Selected Areas in Communications, vol. 9, No. 5, Jun. 1991, pp. 698-703.
Weston, H. T. et al., “A Submicrometer NMOS Multiplexer-Demultiplexer Chip Set for 622.08-Mb/s SONET Applications,” IEEE Journal of Solid-State Circuits, vol. 27, No. 7 Jul. 1992, pp. 1041-1049.
Willingham, S. et al., “An Integrated 2.5GHz ΣΔ Frequency Synthesizer with 5 μs Settling and 2Mb/s Closed Loop Modulation,” 2000 IEEE International Solid-State Circuits Conference, Session 12, Paper TP 12.3, pp. 200-201, 457.
Masaru Kokubo et al, “FA 15.2: A Fast-Frequency-Switching PLL Synthesizer LSI with a Numerical Phase Comparator,” IEEE International Solid-State Circuits Conference, New York, vol. 38, Feb. 1, 1995, pp. 260-261, 376.
Shayan, Y. R. et al., “All Digital Phase-Locked Loop: Concepts, Design and Applications,” IEEE Proceedings-F/Radar and Signal Processing 136, Stevenage, Herts, GB, vol. 136, no. 1, Part F, Feb. 1, 1989, pp. 53-56.
Broadcom Corporation, BCM8110 Product Brief, 9.953 GBPS Integrated Low Power SONET/SDH Transistor, 2002.
Gloeckle, Steven, “Ameritech OC-3, OC-12, OC-48 And OC-192 Service Interface Specifications,”0 AM-TR-NIS-000111, SBC Corporation, 2000, pp. 15-16.
“HFTA-04.0: Optical/Electrical Conversion in SDH/SONET Fiber Optic Systems,” Dallas Semiconductor MAXIM, App. 649, Jun. 28, 2000, 11 pages, <http://www.maxim-ic.com/appnotes.cfm/ appnote—number/649>.
Guinea, Jesus, et al., “A Single Chip 155Mbps/140Mbps SDH/PDH Transceiver,” IEEE 2000 Custom Integrated Circuits Conference, pp. 315-318.
Ishii, Kiyoshi, et al., “A Jitter Suppression Technique for a 2.48832-Gb/s Clock and Data Recovery Circuit,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland, pp. V261-V264.
Kishine, Keiji, et al., “A 2.5-Gb/s Clock and Data Recovery IC with Tunable Jitter Characteristics for Use in LAN's and WAN's,” IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999, pp. 805-812.
Kishine, Keiji, et al., “Loop-Parameter Optimization of a PLL for a Low-Jitter 2.5-Gb/s One-Chip Optical Receiver IC With 1 : 8 DEMUX,” IEEE Journal of Solid-State Circuits, vol. 37, No. 1, Jan. 2000, pp. 38-50.
Noguchi, H., et al., “A 9.9G-10.8 Gb/s Rate-Adaptive Clock and Data-Recovery with No External Reference Clock for WDM Optical Fib
Cox Cassandra
Nuton My-Trang
Silicon Laboratories Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Narrow band clock multiplier unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Narrow band clock multiplier unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Narrow band clock multiplier unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578444