Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Non-heterojunction superlattice
Reexamination Certificate
2005-08-30
2010-11-16
Gurley, Lynne A (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Thin active physical layer which is
Non-heterojunction superlattice
C977S712000, C977S781000, C257SE25023, C257SE25031, C257SE45001
Reexamination Certificate
active
07834344
ABSTRACT:
A hosting structure of nanometric components is described advantageously comprising: a substrate; n array levels on said substrate, with n≧2, arranged consecutively on growing and parallel planes, each including a plurality of conductive spacers alternated with a plurality of insulating spacers and substantially perpendicular to said substrate, with definition between consecutive conductive spacers of at least a gap, conductive spacers of consecutive array levels lying on distinct and parallel planes, said gaps of different array levels being at least partially aligned along a direction substantially perpendicular to said substrate with definition of a plurality of transversal hosting seats extended along said direction and suitable for hosting at least a nanometric component. A nanometric electronic device is also described comprising such a hosting structure and a method for realizing it.
REFERENCES:
patent: 5262336 (1993-11-01), Pike, Jr. et al.
patent: 5272114 (1993-12-01), van Berkum et al.
patent: 5500869 (1996-03-01), Yoshida et al.
patent: 5520244 (1996-05-01), Mundinger et al.
patent: 6365059 (2002-04-01), Pechenik
patent: 6664173 (2003-12-01), Doyle et al.
patent: 6897101 (2005-05-01), Weitz
patent: 6936891 (2005-08-01), Saito et al.
patent: 7138331 (2006-11-01), Park et al.
patent: 7142772 (2006-11-01), Blauvelt et al.
patent: 7366009 (2008-04-01), Katti
patent: 7413973 (2008-08-01), Park et al.
patent: 7432120 (2008-10-01), Mascolo et al.
patent: 7456508 (2008-11-01), Mascolo et al.
patent: 2002/0043690 (2002-04-01), Doyle et al.
patent: 2003/0059983 (2003-03-01), Ota et al.
patent: 2003/0104700 (2003-06-01), Fleming et al.
patent: 2004/0057276 (2004-03-01), Nejad et al.
patent: 2004/0146863 (2004-07-01), Pisharody et al.
patent: 2005/0249473 (2005-11-01), Page et al.
patent: 2006/0051919 (2006-03-01), Mascolo et al.
patent: 2006/0113587 (2006-06-01), Thies et al.
patent: 2007/0051994 (2007-03-01), Song et al.
patent: 101 23 364 (2002-11-01), None
patent: 102 47 679 (2004-04-01), None
patent: 0 313 493 (1989-04-01), None
patent: 1 278 234 (2003-01-01), None
patent: WO 99/04440 (1999-01-01), None
patent: WO 02/35580 (2002-05-01), None
patent: WO 02/37571 (2002-05-01), None
patent: WO 03/005369 (2003-01-01), None
Cerofolini Gianfranco
Mascolo Danilo
Rizzotto Gianguido
Arena Andrew O
Gurley Lynne A
Iannucci Robert
Jorgenson Lisa K.
Seed IP Law Group PLLC
LandOfFree
Nanometric structure and corresponding manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nanometric structure and corresponding manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nanometric structure and corresponding manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4161612