Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2000-05-23
2001-09-11
Ho, Hoai V. (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185210, C365S185290
Reexamination Certificate
active
06288944
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a NAND type nonvolatile memory, and more particularly to a NAND type nonvolatile memory enabling Erase-verify operations while ensuring a larger erase margin.
2. Description of the Related Art
In flash memory and other types of nonvolatile memory having NAND type memory cell structure, FN tunneling (Fowler/Nordheim tunneling)is utilized for injecting electrons into a floating gate in order to program and for draining electrons in order to erase. Energy consumption is therefore lower than with NOR type flash memory. A plurality of memory cell transistors are connected in series in a cell string connected to a bit line, and during a Read operation a Read voltage is applied to the gate of a selected cell transistor, with high voltage being applied to the remaining cell transistors to render them all conducting. Accordingly, as the current flowing through the cell string is relatively low, the power consumed during a Read operation is also low. As there limits to the number of cell transistors that can be provided in a cell string, sector size is smaller than with NOR type nonvolatile memory and the erase unit is smaller size. NAND type nonvolatile memory having the characteristics described hereinabove has enjoyed widespread use in recent years.
FIG. 12
is a sectional view of a memory cell transistor in a typical NAND type flash memory. In
FIG. 12
(a) shows the erased state and (b) shows the programmed state. Cell transistor structure comprises a source region S and a drain region D formed on a semiconductor substrate surface, a tunnel oxide film OX formed therebetween, a floating gate FG, and a control gate CG. In the erased state (a) shown in
FIG. 12
, electrons have been drained from floating gate FG; cell transistor threshold voltage Vt is negative so the function thereof is one of a depletion mode transistor. In the programmed state (b) shown in
FIG. 12
, on the other hand, electrons have been injected into floating gate FG, and cell transistor threshold voltage Vt is positive so the function thereof is one of an enhancement mode transistor.
FIG. 13
is a figure showing a cell string and a page buffer circuit of a NAND type flash memory. Cell string CS is connected to a bit line BL via a select transistor NSG
1
and has serially connected memory cells MC
0
-MCn. To the opposite side of cell string CS is provided a select transistor NSG
2
for connection to an array Vss potential ARVss.
Bit line BL is connected via transistors N
10
, N
11
to sense buffer
100
. Sense buffer
100
senses the state of memory cell threshold voltage during Read, Program-verify, and Erase-verify operations, and has a latching function. In the figure, N is an n-channel transistor, and P is a p-channel transistor. Sense buffer
100
has a latching circuit
10
.
Transistor N
1
is a page buffer select transistor connected to output terminal PBOUT. Transistors P
2
, P
3
, N
4
, N
5
, and N
6
are output CMOS circuits. Transistor P
7
is a constant current supply source.
For a Read operation, the word line WL of the selected memory cell is driven to about 0 V while the other word lines WL are driven to about 4 V, whereby the selected memory cell turns on or off depending on the state of the threshold voltage, while all of the unselected cells turn on. Depending on whether the selected memory cell is on or off, node SNS goes to H level or to L level; this state is read via conduction or non-conduction by a sense transistor N
8
when a Read pulse is applied to a signal SET for conducting the transistor N
9
, and is latched by latching circuit
10
.
Program-verify and Erase-verify operations are carried out analogously to Read operations. For a Program-verify operation, however, instead of driving the word line of the selected memory cell to 0 V, a positive voltage corresponding to Program-verify level, for example 0.8 V, is applied. For an Erase-verify operation, the word line of the selected memory cell is driven to negative voltage corresponding to Erase-verify level instead of to 0 V. However, as it is impractical in semiconductor devices to generate negative voltage, typical practice is to drive the word line of the selected memory to 0 V and the array Vss potential ARVss to positive voltage, for example 0.6 V, so that the word line potential of the selected memory cell becomes negative equivalently.
FIG. 14A
shows a redundant data storage circuit used in a NAND type flash memory. With this circuit, a redundant memory cell RMC for storing a redundant address is interposed between select transistors RSG
1
, RSG
2
and connected to a sense amp
101
. The threshold voltage state of redundant memory cell RMC is read to node SNS by transistors P
21
, N
20
and a NAND gate
12
in sense amp
101
, and the state of node SNS is sensed by a CMOS inverter comprising transistors P
22
, N
23
. As with ordinary memory cells, the redundant memory cell RMC has negative threshold voltage during erase operations and positive threshold voltage during programming operations.
For a Read operation, the word line WL of redundant memory cell RMC is driven to 0 V whereby it turns on or off depending upon the state of the threshold voltage, and the information therein is read to node SNS. During Program-verify operations, the word line WL of redundant memory cell RMC is driven to a positive voltage corresponding to Program-verify level, and information of whether threshold voltage exceeds the Program-verify level is read to node SNS and sensed by the CMOS inverter. During Erase-verify, the word line WL of redundant memory cell RMC is driven to 0 V, the array Vss voltage ARVss is driven to positive voltage, and word line WL is driven to negative voltage equivalently. Examples of voltages for each operation are given in FIG.
14
B.
As described hereinabove, NAND type flash memory has a different structure than NOR type flash memory, in which memory cell threshold voltage is positive during programming operations and negative during erase operations. Thus, with NAND type memory, the practice is to control the array Vss voltage ARVss to positive voltage in order to verify that memory cell or redundant cell threshold voltage Vt is negative during Erase-verify operations.
However, the page buffer circuit
100
in FIG.
13
and the circuit design of the sense amp
101
of
FIG. 14
have problems pertaining to Erase-verify operations.
With the constitution of page buffer
100
of
FIG. 13
, at the erase verify operation, with 0 V applied to word line WL
0
for the selected memory cell MC
0
and with 4 V applied to the other word lines and to select lines SG
1
, SG
2
, transistors N
10
, N
11
are rendered conducting. If the threshold voltage of selected memory cell MC
0
is sufficiently negative, selected memory cell MC
0
becomes conducting and the voltage on node SNS is pulled down, this voltage being sensed by transistor N
8
and latched by latching circuit
10
.
However, threshold voltage for transistor N
8
is typically on the order of 0.8V, depending on the production process. Thus, by conduction by selected memory cell MC
0
, node SNS must be driven lower than the threshold voltage of transistor N
8
. In such instances, where, from a reliability standpoint, it is necessary to ensure a larger erase margin with respect to Read operations, array Vss voltage ARVss is increased to about 1 V for example, and gate voltage for selected memory cell MC
0
equivalently becomes −1 V. By so doing, in case where the selected memory cell MC
0
becomes the negative threshold voltage Vt due to sufficient electron drain from the floating gate during erase operations so that even in the conducting state, the potential on node SNS drops at most to array Vss voltage ARVss (=1 V); at this node potential, transistor N
8
, whose source is connected to ground potential Vss, cannot be rendered non-conducting, and ultimately the Erase-verify operation cannot be performed. That is, whereas a successful Erase-verify operation requires non-conductio
Arent Fox Kintner & Plotkin & Kahn, PLLC
Fujitsu Limited
Ho Hoai V.
LandOfFree
NAND type nonvolatile memory with improved erase-verify... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NAND type nonvolatile memory with improved erase-verify..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND type nonvolatile memory with improved erase-verify... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2520815