Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2001-03-16
2003-01-28
Ho, Hoai (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S185180, C365S185280
Reexamination Certificate
active
06512694
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a electrically erasable programmable read-only memory (EEPROM) and, more specifically, to a NAND stack EEPROM.
BACKGROUND OF THE INVENTION
In general, a computer system is comprised of a memory for holding data and programs, a processor for executing the programs or operating on the data held in memory, and an input/output device for facilitating communications between the computer system and a user. There are several different types of digital memories available for use in the memory portion of a computer system. In many instances, the particular application in which the computer system is intended to be used dictates the type of memory that is appropriate for all or a portion of the memory of the computer system. For instance, one application for a computer system in which a NAND stack EEPROM may be appropriate is in a portable computer system. Portable computer systems are generally designed to operate, if needed, with power supplied by a battery housed within the system. If the battery becomes incapable of providing power to the system and an alternative source of power is not available, the data held in memory could become irretrievably lost. In such applications, it may be desirable to employ a EEPROM memory because an EEPROM is capable of retaining data even when power is not being provided.
A typical EEPROM memory device is comprised of: (1) a plurality of EEPROM memory cells; (2) an input/output structure for transferring data between the memory cells and the exterior environment and receiving commands relating to such transfers; and (3) a controller that, in response to commands, causes data to be transferred between the memory cells and the exterior environment via the input/output structure. More recently, “NAND” type EEPROMs have evolved in which a plurality of EEPROM memory cells are connected in series to form a “stack.” One end of the stack is connected to a bit line that is used to transfer bits of data between each of the EEPROM memory cells in the stack and the exterior environment. The other end of the stack is connected to ground. The advantage of the NAND stack EEPROM is that, relative to EEPROMs that do not employ a stack, greater memory density can be achieved, i.e., there are a greater number of EEPROM memory cells per unit area. Additionally, NAND stack EEPROMs also are less expensive to manufacture than EEPROMs that do no employ the stack architecture.
However, a drawback associated with many NAND stack EEPROM devices is that bits must be programmed or written into the memory cells in the stack in sequence, i.e., the memory cell closest to ground must be programmed first, then the memory cell next closest to ground is programmed and so on until the memory cell furthest from ground is programmed. Similarly, the bits in the memory cells in the stack must be read in the reverse order in which they were programmed. In programming a bit into a particular memory cell in the stack, it is necessary, while the programming is occurring, to prevent the bits in the other memory cells in the stack from being disturbed or altered. Many of the NAND stack EEPROMs prevent these bits from being disturbed by utilizing a static program inhibit technique that forces a voltage on the silicon surface adjacent a cell that is about equal to the voltage on the gate of the field-effect transistor that constitutes the memory cell. As a consequence, the potential drop across the dielectric of the transistor is insufficient to produce the tunneling of charge that would otherwise program the transistor.
SUMMARY OF THE INVENTION
The present invention provides a NAND stack EEPROM that allows the memory cells within the stack to be programmed in any order. For example, in a NAND stack EEPROM that has two, series-connected, memory cells with the first memory cell located closer to ground than the second memory cell, a bit can be programmed into the second memory cell before a bit is programmed into the first memory cell or visa versa. In other words, the present invention provides a NAND stack EEPROM that is capable of random programming of the memory cells in the stack.
Random programming of the memory cells in the stack is achieved in one embodiment by utilizing a dynamic program inhibit rather than the previously noted static program inhibit. In dynamic program inhibit, the silicon surface of the EEPROM is disconnected from all sources of charge such that the surface can then couple up with the gate of the field-effect transistor that constitutes a memory cell. This coupling, in turn, produces a potential drop across the dielectric of the EEPROM that is insufficient to cause the tunneling of charge that would program the transistor. It should be appreciated that dynamic program inhibit is a dynamic or transitory phenomena that only exists for relatively short period of time. Consequently, any programming must be completed while the dynamic program inhibit is in effect. In contrast, static program inhibit lasts until the voltage on the silicon surface is removed.
A NAND stack EEPROM with dynamic program inhibit capability has number of advantages relative to a NAND stack EEPROM with static program inhibit. Namely, a NAND stack EEPROM with dynamic program inhibit has the advantages of: (1) allowing random programming of the series-connected memory cells in a stack; (2) reducing the number of nodes within the stack to which high voltage must be applied; and (3) allowing the spacing between circuit elements to be reduced, thereby permitting a greater density of memory cells for a given area.
REFERENCES:
patent: 4142176 (1979-02-01), Dozier
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 5008856 (1991-04-01), Iwahashi
patent: 5440509 (1995-08-01), Momodomi et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5723888 (1998-03-01), Yu
patent: 5798547 (1998-08-01), Urai
patent: 5892712 (1999-04-01), Hirose et al.
patent: 6009014 (1999-12-01), Holmer et al.
patent: 6058046 (2000-05-01), Imamiya et al.
patent: 6163048 (2000-12-01), Hirose et al.
Herdt, Christian E. and Paz de Araujo, Carlos A., “Analysis, Measurement, and Simulation of Dynamic Write Inhibit in an nySRAM Cell”, 1992, IEEE.
Holland & Hart LLP
Kulish, Esq. Christopher J.
Simtek Corporation
LandOfFree
NAND stack EEPROM with random programming capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NAND stack EEPROM with random programming capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND stack EEPROM with random programming capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3032884