Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-03-01
2008-10-14
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S205000
Reexamination Certificate
active
07436708
ABSTRACT:
Embodiments of NAND Flash memory devices and methods recognize that effective column coupling capacitance can be reduced by maintaining a sourced voltage on adjacent columns of an array. Maintaining the columns in a charged state prior to array operations (read, write, and program) reduces current surges and improves data read timing. Devices and methods charge the array columns at pre-charge and following array access operations.
REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5243700 (1993-09-01), Larsen et al.
patent: 5453957 (1995-09-01), Norris et al.
patent: 5522086 (1996-05-01), Burton et al.
patent: 5537354 (1996-07-01), Mochizuki et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5642480 (1997-06-01), Brownlee et al.
patent: 5666321 (1997-09-01), Schaefer
patent: 5751039 (1998-05-01), Kauffman et al.
patent: 5768199 (1998-06-01), Inoue
patent: 5787457 (1998-07-01), Miller et al.
patent: 5892777 (1999-04-01), Nesheiwat et al.
patent: 5936903 (1999-08-01), Jeng et al.
patent: 5986943 (1999-11-01), Isa
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6046940 (2000-04-01), Takeuchi et al.
patent: 6058044 (2000-05-01), Sugiura et al.
patent: 6064627 (2000-05-01), Sakurai
patent: 6073204 (2000-06-01), Lakhani et al.
patent: 6119210 (2000-09-01), Leon et al.
patent: 6137133 (2000-10-01), Kauffman et al.
patent: 6141247 (2000-10-01), Roohparvar et al.
patent: 6191994 (2001-02-01), Ooishi
patent: 6240020 (2001-05-01), Yang et al.
patent: 6279069 (2001-08-01), Robinson et al.
patent: 6295640 (2001-09-01), Eidt
patent: 6327663 (2001-12-01), Isaac et al.
patent: 6378018 (2002-04-01), Tsern et al.
patent: 6401163 (2002-06-01), Kondo et al.
patent: 6510081 (2003-01-01), Blyth et al.
patent: 6980471 (2005-12-01), Samachisa
patent: 7054992 (2006-05-01), Roohparvar
patent: 7196933 (2007-03-01), Shibata
patent: 2001/0038547 (2001-11-01), Jigour et al.
patent: 2002/0056063 (2002-05-01), Nerl
patent: 2003/0051093 (2003-03-01), Takeuchi
patent: 2005/0050235 (2005-03-01), Choi
patent: 2005/0226046 (2005-10-01), Lee et al.
patent: 2006/0146612 (2006-07-01), Lim et al.
patent: 2006/0161724 (2006-07-01), Bennett et al.
patent: 2006/0161728 (2006-07-01), Bennett et al.
patent: 929075 (1999-07-01), None
patent: WO-0175890 (2002-10-01), None
patent: WO-0142929 (2007-06-01), None
patent: WO-2007103045 (2007-09-01), None
“International Search Report issued in PCT/US2007/004990 on Sep. 6, 2007”, (Sep. 6, 2007),6 pages.
“Written Opinion issued in PCT/US2007/004990 on Sep. 6, 2007”, (Sep. 6, 2007),5 pages.
Micro)n Technology, Inc.
Schwegman Lundberg & Woessner, P.A.
Tran Michael T
LandOfFree
NAND memory device column charging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NAND memory device column charging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND memory device column charging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3994964