NAND flash memory with improved read and verification...

Details NAND flash memory with improved read and verification... NAND flash memory with improved read and verification...

2005-12-13

2005-12-13

Mai, Son (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185240, C365S185330

Reexamination Certificate

active

06975542

ABSTRACT:
A plurality of cells in a flash memory device are coupled together in a series configuration, as in a NAND flash memory. A position of a first accessed cell is determined with reference to a ground potential in the flash memory device. A first word line signal is coupled to the first accessed cell. The first word line signal voltage level is adjusted in response to the position of the first accessed cell in its series of cells.

REFERENCES:
patent: 5175704 (1992-12-01), Minagawa et al.
patent: 5422845 (1995-06-01), Ong
patent: 5673223 (1997-09-01), Park
patent: 6021083 (2000-02-01), Shiau et al.
patent: 6049498 (2000-04-01), Chen
patent: 6370062 (2002-04-01), Choi
patent: 6493276 (2002-12-01), Lin et al.
patent: 2002/0159315 (2002-10-01), Noguchi et al.

Affiliated with

Also associated with

Rating

NAND flash memory with improved read and verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with NAND flash memory with improved read and verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND flash memory with improved read and verification... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3475829