Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2011-07-12
2011-07-12
Hur, J. H. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180, C365S185110
Reexamination Certificate
active
07978533
ABSTRACT:
Operating voltages to a group of memory cells in an array are supplied via access lines such as word lines and bit lines. The capacitance of associated nodes of the memory cells can latch some of these voltages. Memory operation can continue using the latched voltages even when the access lines are disconnected. In a memory have an array of NAND chains, the capacitance of the channel of each NAND chain can latch a voltage to either enable or inhibit programming. The bit lines can then be disconnected during programming of the group and be used for another memory operation. In one embodiment, the bit lines are precharged for the next verifying step of the same group. In another embodiment, two groups of memory cells are being programmed contemporarily, so that while one group is being programmed, the other group can be verified with the use of the bit lines.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5270979 (1993-12-01), Harari et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5380672 (1995-01-01), Yuan et al.
patent: 5398202 (1995-03-01), Nakamura
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5623442 (1997-04-01), Gotou
patent: 5642312 (1997-06-01), Harari
patent: 5172338 (1997-07-01), Mehrotra et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5677873 (1997-10-01), Choi et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5740107 (1998-04-01), Lee
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5808338 (1998-09-01), Gotou
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5949716 (1999-09-01), Wong et al.
patent: 5953255 (1999-09-01), Lee
patent: 5959887 (1999-09-01), Takashina et al.
patent: 5969986 (1999-10-01), Wong
patent: 6011725 (2000-01-01), Eitan
patent: 6014755 (2000-01-01), Wells et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6088264 (2000-07-01), Hazen
patent: 6091633 (2000-07-01), Cernea et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6434049 (2002-08-01), Trivedi et al.
patent: 6741502 (2004-05-01), Cernea
patent: 6845045 (2005-01-01), Cernea
patent: 7027317 (2006-04-01), Campardo et al.
patent: 7177197 (2007-02-01), Cernea
patent: 2004/0057287 (2004-03-01), Cernea et al.
patent: 2004/0136228 (2004-07-01), Campardo et al.
patent: 2007/0109859 (2007-05-01), Cernea
patent: 0 843 316 (1998-05-01), None
patent: 8-321191 (1996-12-01), None
patent: 10-064286 (1998-03-01), None
patent: 7-287983 (1999-10-01), None
patent: 2000-315392 (2000-11-01), None
patent: 2001-167590 (2001-06-01), None
patent: 2001-167592 (2001-06-01), None
patent: WO 03/025937 (2003-03-01), None
patent: WO 03/025937 (2003-03-01), None
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
European Patent Office, Examination, mailed in related European Patent Application No. 02 770 529.2 (Publication No. WO 03/025937) on Jun. 17, 2004, 2 pages.
ISA/EPO, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed on Sep. 28, 2005 in application No. PCT/US2005/016007, 11 pages.
EPO/ISA, Notification of Transmittal of the International Search Report or the Declaration, mailed in related International Patent Application No. PCT/US02/29554 (Publication No. WO 03/025937) on Sep. 29, 2003, 4 pages.
European Search Report for European Patent Application No. 02 770 529.2 dated Jan. 4, 2007, 3 pages.
European Search Report for European Patent Application No. 05 749 543.4 dated Mar. 7, 2007, 2 pages.
China State Intellectual Property Office, “First Office Action,” mailed in related Chinese Application No. 02818166.2 on Mar. 22, 2007, 5 pages.
JPO, “Office Action,” corresponding Japanese Patent Application No. 2003-529469, mailed on May 20, 2008, 10 pages (including translation.).
KRO, “Notice of Preliminary Rejection,” corresponding Korean Patent Application No. 2004-7003924, mailed on Sep. 30, 2008, 8 pages (including translation.).
China State Intellectual Property Office, “Office Action,” corresponding Chinese Patent Application No. 200580020368.3, mailed on Jan. 9, 2009, 11 pages (including translation.).
JPO, “Office Action,” corresponding Japanese Patent Application No. 2003-529469, mailed on Jun. 2, 2009, 4 pages (including translation.).
JPO, “Office Action,” corresponding Japanese Patent Application No. 2007-513237, mailed on Oct. 26, 2010, 4 pages (including translation.).
Davis , Wright, Tremaine, LLP
Hur J. H.
SanDisk Corporation
LandOfFree
NAND flash memory with a programming voltage held... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NAND flash memory with a programming voltage held..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND flash memory with a programming voltage held... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2652006