Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2005-12-06
2005-12-06
Chin, Wellington (Department: 2664)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S512000, C365S230080, C375S368000
Reexamination Certificate
active
06973101
ABSTRACT:
An apparatus comprising a memory, an encoder and one or more registers. The memory may be configured to (i) read and/or write a plurality of state vectors and (ii) read and/or write data. The encoder may be configured to present state vectors to be written in response to (i) data read from the memory (ii) a first address and (iii) a serial data stream. The registers may be configured to present the first address in response to an input address.
REFERENCES:
patent: 5003599 (1991-03-01), Landry
patent: 5010559 (1991-04-01), O'Connor et al.
patent: 5367544 (1994-11-01), Bruekheimer
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5608734 (1997-03-01), Sandler et al.
patent: 5661763 (1997-08-01), Sands
patent: 5666547 (1997-09-01), James et al.
patent: 5671223 (1997-09-01), Shachar et al.
patent: 5694056 (1997-12-01), Mahoney et al.
patent: 5790607 (1998-08-01), Burke et al.
patent: 5838631 (1998-11-01), Mick
patent: 5854794 (1998-12-01), Pawlowski
patent: 5960007 (1999-09-01), Grivna
patent: 5982786 (1999-11-01), Grivna
patent: 6079001 (2000-06-01), Le et al.
patent: 6654368 (2003-11-01), Smith et al.
ITU-T, G.702, “Digital Hierarchy Bit Rates”, 1984, amended 1988, pp. 1-4.
ITU-T, G.751, “Digital Multiplex Equipments Operating at the Third Order Bit Rate of 34 368 kbit/s and the Fourth Order Bit Rate of 139 264 kbit/s and using positive Justification”, 1976, pp. 1-13.
ITU-T, G.704, “Synchronous Frame Structures Used at 1544, 6312, 2048, 8448 and 44 736 kbit/s Hierarchical Levels”, 1984, amended 1988, revised in 1990, 1995 and 1998, pp. 1-37.
“An Experimental Pulse Code Modulation System for Short-Haul Trunks”, By C.G. Davis, The Bell System Technical Journal, Jan. 1962, vol. XLI, No. 1, pp. 1-24.
“D2 Channel Bank: System Aspects”, By H.H. Henning et al., The Bell System Technical Journal, Oct. 1972, vol. 51, No. 8, pp. 1641-1657.
“Data Communication, A User's Guide”, 3rd Edition, By Ken Sherman, pp. 361-370.
“Digital Telephony”, Second Edition, By John Bellamy, pp. 110-119.
“Digital Telephony”, Second Edition, By John Bellamy, pp. 180-217.
“Digital Telephony”, Second Edition, By John Bellamy, pp. 334-359.
“Digital Transmission Systems”, Second Edition, By David R. Smith, 1993, pp. -178-352.
“Fundamentals of Digital Switching”, Second Edition, By John C. McDonald, 1990, pp. 285-322.
“A History of Engineering and Science in the Bell System Transmission Technology (1925-1975)”, By E.F. O'Neill, 1985, pp. 527-607.
“Syntran-A New Direction for Digital Transmission Terminals”, By G.R. Ritchie, Nov. 1985, IEEE Communications Magazine, vol. 23, No. 11, pp. 20-25.
“Institute of Electrical and Electronincs Engineers, 1973 International Conference on Communications”, pp. 22-1 through 22-3.
“Institute of Electrical and Electronics Engineers, 1975 International Conference on Communications”, vol. III, pp. 39-1 through 39-4.
“Introduction to Telephones & Telephone Systems”, Second Edition, By A. Michael Noll, 1991, pp. 31-79.
“The McGraw-Hill Telecommunications Factbook”, By Joseph A. Pecar et al., 1993, pp. 29-50.
“The Telephone an Historical Anthology”, By George Shiers, 1977, pp. 358-363.
“Understanding Telephone Electronics”, Third Edition, 1994, pp. 253-280.
“Computer Networks”, Third Edition, By Andrew S. Tanenbaum, 1996, pp 1-813.
“Transmission Systems”, By J.E. Flood et al., 1995, pp. 1-503.
Chin Wellington
Cypress Semiconductor Corp.
Maiorana PC Christopher P.
Shew John
LandOfFree
N-way simultaneous framer for bit-interleaved time division... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with N-way simultaneous framer for bit-interleaved time division..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and N-way simultaneous framer for bit-interleaved time division... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470354