N-way RF power amplifier circuit with increased back-off...

Amplifiers – With semiconductor amplifying device – Including plural amplifier channels

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C330S12400D, C330S286000

Reexamination Certificate

active

06791417

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to RF power amplifiers, and more particularly the invention relates to an RF power amplifier circuit suitable for modem wireless communication systems, which require a wide range of output power in basestations where digital modulation is being employed.
Power amplifiers in basestations often operate at output power levels much lower than peak power. Unfortunately, the back-off power level reduces the efficiency of the power amplifier in the transmitter. In a conventional amplifier there is a direct relationship between efficiency and the input drive level. Therefore, high efficiency (DC to RF conversion efficiency) is not obtained until the RF input power level becomes sufficiently high to drive the amplifier into compression or saturation. Since in multicarrier communication systems an amplifier must remain as linear as possible, this region of high efficiency cannot be used.
A power amplifier circuit design which provides improved efficiency in back-off power levels is the Doherty amplifier circuit, which combines power from a main or carrier amplifier and from an auxiliary or peak amplifier. See, W. H. Doherty, “A New High-Efficiency Power Amplifier for Modulated Waves,” Proc. IRE Vol. 24, No. 9, pp. 1163-1182, 1936. In the conventional Doherty configuration, the carrier amplifier
10
and peak amplifier
12
are designed to deliver maximum power with optimum efficiency to a load R, as shown in FIG.
1
A. The main or carrier amplifier is a normal Class B amplifier, while the peak amplifier is designed to only amplify signals which exceed some minimum threshold. For an LDMOS power transistor, this can be accomplished by DC biasing the transistor below its pinch-off voltage for operation similar to Class C. The outputs of the two amplifiers are connected by a quarter-wave transmission line of characteristic impedance R, and a load of one-half of the optimum load R is attached to the output of the peak amplifier. The RF input power is divided equally with a quarter-wave delay at the input to the peak amplifier, thus assuring that the output power of the two amplifiers at the load R/2 will be in phase.
The Doherty amplifier circuit achieves high efficiency prior to compression by operating the Class B carrier amplifier into an apparent load impedance two times larger than its optimum load. (Before the peak amplifier becomes active, the apparent load impedance presented to the carrier amplifier is 2R due to the presence of quarter wave transformer
14
.) Thus, the carrier amplifier compresses and reaches peak efficiency at half of its maximum power. The second or peak amplifier becomes active only during the peaks of the input signal. When the peak amplifier is active, the load impedance apparent at the output of the carrier amplifier is reduced. Maximum efficiency is again achieved when the second amplifier puts out its full power. Thus, the first amplifier is kept on the verge of saturation for a 6 dB range of output power and near peak efficiency can be maintained.
When the input RF power into the Doherty amplifier circuit is not sufficient to turn on the peak amplifier, all of the output power is supplied by the main or carrier amplifier. When the peak amplifier is off, its output impedance is very high and the output power of the carrier amplifier is entirely delivered to load R/2, as shown in FIG.
1
B. As discussed above, the load actually presented to the carrier amplifier across the quarter-wave transformer
14
is 2R. The device current is therefore one-half of what is delivered at maximum power while the voltage is saturated. This results in the device delivering half its maximum output power. Since both the RF and DC components of the current are half their peak values, the efficiency will be at its maximum with half of the maximum output power of the carrier amplifier being supplied to the load with maximum linear efficiency.
When sufficient input RF power is provided to allow the peak amplifier to become saturated, as in
FIG. 1A
, two parallel amplifiers are evenly delivering maximum output power to the load R/2. The load apparent to each amplifier is then the optimum load R, and the load at both ends of the quarter-wave transformer will remain at R. The peak amplifier is designed to begin operation when the carrier amplifier just begins to saturate. Maximum linear efficiency is obtained at this point. As the input RF drive is further increased, the peak amplifier begins to turn on and deliver output power to the load. The additional current supplied by the peak amplifier has the effect of increasing the load impedance at the output of the quarter-wave transformer. The effective change at the carrier amplifier end of the transformer will be a reduction in the apparent load impedance and enabling the carrier amplifier to deliver more power while its voltage remains saturated. The efficiency between the limits will fall off only slightly from the maximum since the duty factor of the peak amplifier is relatively low.
Attempts have been made to extend the range of high efficiency operation of the Doherty amplifier circuit. For example, Iwamoto et al. have produced a 12 dB back-off circuit using scaled transistors or different sized transistors in the carrier and peak amplifiers and an unequal power splitter at the input. See, Iwamoto et al., “An Extended Doherty Amplifier with High Efficiency Over a Wide Power Range,” 2001 IEEE MTT-S Digest, Phoenix, Ariz. This technique apparently works well when the total output power is low (less than 1 watt), but with limited improvement when the output power is in the 10 to 100 watt CW range.
There continues to be a need to extend the range of high efficiency operation for an RF power amplifier.
BRIEF SUMMARY OF THE INVENTION
In accordance with the invention, an RF power amplifier circuit includes a main or carrier amplifier for maximum back-off power operation and one or more auxiliary or peak amplifiers which are suitably biased to begin operation sequentially at increased input power levels. Each peak amplifier can provide an increase of 6 dB in the power range over which the peak efficiency will be maintained. Since an N-way splitter is required for providing an input signal to the carrier amplifier and N−1 peak amplifiers, a finite loss of power in the splitter may limit some of the improvements in efficiency that can be realized. However, the use of peak amplifiers in high input power conditions may improve the overall efficiency of the circuit.
In one embodiment, a four-way amplifier circuit is provided and includes a carrier amplifier and three peak amplifiers all driven by a four-way power splitter. Theoretically, this amplifier may extend the range of efficient power by 18 dB. Such extension in efficient power range is very important in digital communication systems using modulation schemes such as wideband CDMA (W-CDMA) or OFDM where the peak to average power ratios can be as high as 13 dB. The four-way configuration also provides an overall power increase of 3 dBm compared to a two-way amplifier arrangement. Thus a 120 watt peak amplifier can be provided by a four-way arrangement with each amplifier path (a carrier and three peak amplifiers) utilizing 30 watt transistors.
In accordance with another embodiment of the invention, the individual load impedances and relative phases of the carrier and a peak amplifier are optimized to increase the effectiveness of the power amplifier circuit. In a practical amplifier circuit where the output impedance of the peak amplifier loads the output impedance of the carrier amplifier, the output power, gain and efficiency of the Doherty arrangement can be compromised. By introducing additional phase lengths between the output of the carrier amplifier and the Doherty combiner node as well as between the peak amplifier and the combiner node, it is possible to adjust the impedance as seen by either the carrier or peak amplifiers over a range of RF signal power levels to be closer to the ideal real portion of the impeda

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

N-way RF power amplifier circuit with increased back-off... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with N-way RF power amplifier circuit with increased back-off..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and N-way RF power amplifier circuit with increased back-off... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3262079

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.