N-bit A/D converter utilizing N comparators

Details N-bit A/D converter utilizing N comparators N-bit A/D converter utilizing N comparators

1988-11-28

1990-10-23

Shoop, Jr., William M.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341158, H03M 136

Patent

active

049655795

ABSTRACT:
A parallel analog-to-digital ("A/D") converter utilizing only N comparators and at least N-1 summing networks made of the simple resistance elements. The A/D conversion process operates asynchronously without need for registers, a clock circuit or latches and determines at a high rate of speed the N output bits for a given analog input signal. Each of the summing networks produces a composite analog signal which is fed into a respective one of the comparators. The digital output bit produced by each comparator is fed into the summing networks associated with those comparators whose output bits are less significant. Accordingly, when all output bits are changing on account of a new analog input value, the converter determines the most significant bit first, the next most significant bit next, and so on, until the least significant bit is determined. Because only simple resistive elements need be used in the summing circuit, the performance of the converter is determined principally by the switching speed of the comparators. The summing networks receive voltage inputs and produce an analog voltage output in accordance with weights which vary from one another by a predetermined power of two, as is established by the relative conductance of the resistance elements.

REFERENCES:
patent: 3611350 (1971-10-01), Leibowitz et al.
patent: 3829853 (1974-08-01), Freedman
patent: 4275386 (1981-06-01), Michel et al.
patent: 4551817 (1985-11-01), Ishikawa
patent: 4580227 (1986-04-01), Lavergnat et al.
patent: 4596978 (1986-06-01), Fujita
patent: 4600916 (1986-07-01), Masuda et al.
patent: 4608555 (1986-08-01), Hoeft
patent: 4649371 (1987-03-01), Kolluri
patent: 4660166 (1987-04-01), Hopfield
patent: 4719591 (1988-01-01), Hopfield et al.
patent: 4769628 (1988-09-01), Hellerman
G. B. Clayton, "Analog to Digital Conversion Techniques," Data Converters, Chap. 3, pp. 40-79 (John Wiley & Sons, New York, 1982).
G. M. Glasford, Analog Electronic Circuits, Chap. 10, pp. 448-464 (Prentice-Hall, Englewood Cliffs, N.J., 1986).
D. W. Tank & J. J. Hopfield, "Simple `Neural` Optimization Networks: An A/D Converter, Signal Decision Circuit, and a Linear Programming Circuit", IEEE Transaction on Circuits and Systems, vol. CAS-33, No. 5, May 1986, pp. 533-541 (May, 1986).
J. J. Hopfield & D. W. Tank, "Computing with Neural Circuits: A Model", Science, vol. 233, pp. 625-633 (Aug. 8, 1986).
T. Kohonen, "Computing with Neural Networks", Science, vol. 235, pp. 1226-1227 (Mar. 6, 1987).
B. W. Lee & B. J. Sheu, "An Investigation on Local Minima of Hopfield Network for Optimization Circuits", proceedings of IEEE International Conference on Neuro Networks, San Diego, CA, Jul. 24-27, 1988, pp. 1-45 to 1-51.

Affiliated with

Also associated with

Rating

N-bit A/D converter utilizing N comparators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with N-bit A/D converter utilizing N comparators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and N-bit A/D converter utilizing N comparators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-769684