Amplifiers – Combined with automatic amplifier disabling switch means
Reexamination Certificate
2008-05-13
2008-05-13
Pascal, Robert (Department: 2817)
Amplifiers
Combined with automatic amplifier disabling switch means
C381S094500
Reexamination Certificate
active
11492120
ABSTRACT:
An NchMOS transistor (1) is provided for muting of an output terminal (10) to which positive and negative output signals are outputted, and a mute switch circuit (3) is provided for controlling on/off of the transistor (1) by switching a voltage applied to the gate of the transistor (1). When muting is turned off, the back gate of the transistor (1) is biased by resistance division between resistors (R1and R2) connected in series between the output terminal (10) and a predetermined negative potential (VSS).
REFERENCES:
patent: 5300892 (1994-04-01), Hirai
patent: 6734746 (2004-05-01), Nogi
patent: 2002-111446 (2002-04-01), None
patent: 2004-320490 (2004-11-01), None
Shimomura Kazuhiro
Yamamoto Makoto
Matsushita Electric - Industrial Co., Ltd.
Nguyen Hieu
Pascal Robert
Steptoe & Johnson LLP
LandOfFree
Mute circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mute circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mute circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3924533