Multithreaded processor incorporating a thread latch register fo

Details Multithreaded processor incorporating a thread latch register fo Multithreaded processor incorporating a thread latch register fo

1997-10-29

2000-05-09

Kim, Kenneth S.

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Least weight routing

709108, 710260, 712228, 712229, G06F 946

Patent

active

060617101

ABSTRACT:
A method of using multithreading resources for improving handling instructions is operated by an improved multithreaded processor which includes a context select logic unit being arranged and configured for receiving and responding an interrupt including: a first controller for setting a pending thread latch when a hardware context is not available for executing a new thread for servicing the interrupt.

REFERENCES:
patent: 5079725 (1992-01-01), Geer et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5339415 (1994-08-01), Strout, II et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5361334 (1994-11-01), Cawley
patent: 5361337 (1994-11-01), Okin
patent: 5404469 (1995-04-01), Chung et al.
patent: 5404521 (1995-04-01), Murray
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5490272 (1996-02-01), Mathis et al.
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5515538 (1996-05-01), Kleiman
patent: 5535361 (1996-07-01), Hirata et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5613114 (1997-03-01), Anderson et al.
patent: 5630136 (1997-05-01), Davidson et al.
patent: 5694603 (1997-12-01), Reiffin
patent: 5694604 (1997-12-01), Reiffin
patent: 5742782 (1998-04-01), Ito et al.
patent: 5815727 (1998-09-01), Motomura
patent: 5944816 (1999-08-01), Dutton et al.
Dongarra, J. J., "A Survey of High Performance Computers", U.S. Government Work, pp. 8-11 (Jan. 10, 1986).
Eickemeyer, R. J. et al., "Evaluation of Multithreaded Uniprocessors for Commercial Application Environments", ISCA, pp. 203-212 (May 1996).
Iannucci, R. A., "Two Fundamental Issues in Multiprocessing", Laboratory for Computer Science, Massachusetts Institute of Technology, Proceeding of the DFVLR Conference, pp. 61-88 (Jun. 25-29, 1987).
Kuck, D. J. et al., "The Burroughs Scientific Processor (BSP)", IEEE Transactions on Computers, C-31(5):363-376 (May 1982).
Song, P., "Multithreading Comes of Age", Microdesign Resources, pp. 13-18 (Jul. 14, 1997).
Thekkath, R. et al., "The Effectiveness of Multiple Hardware Contexts", Department of Computer Science and Engineering, FR-35, University of Washington, pp. 328-337 (1994).
Tomasulo, R. M., "An Efficient Algorithm for Exploring Multiple Arithmetic Units", IBM Journal, pp. 25-33 (Jan. 1967).
Weber W. et al., "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results", The 16th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, pp. 272-280 (1989).
Willis J. et al., "What is Data-driven, Multithreaded Architecture?", IBM, pp. 1-21 (Aug. 24, 1995).
IBM Technical Disclosure Bulletin, 39(8):113-116 (Aug. 1996).
U.S. application ser. No. 08/473,692, filed Jun. 7, 1995.
U.S. application ser. No. 08/675,315, filed Jul. 3, 1996.
U.S. application ser. No. 08/957,002, filed Oct. 23, 1997.
U.S. application ser. No. 08/773,572, filed Dec. 27, 1996.
U.S. application ser. No. 08/761,378, filed Dec. 9, 1996.
U.S. application ser. No. 08/761,380, filed Dec. 9, 1996.
U.S. application ser. No. 08/761,379, filed Dec. 9, 1996.
U.S. application ser. No. 08/958,716, filed Oct. 23, 1997.
U.S. application ser. No. 08/956,875, filed Oct. 23, 1997.
U.S. application ser. No. 08/958,718, filed Oct. 23, 1997.
U.S. application ser. No. 08/956,577, filed Oct. 23, 1997.

Affiliated with

Also associated with

Rating

Multithreaded processor incorporating a thread latch register fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multithreaded processor incorporating a thread latch register fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multithreaded processor incorporating a thread latch register fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1074903