Multistream instruction processor able to reduce interlocks by h

Details Multistream instruction processor able to reduce interlocks by h Multistream instruction processor able to reduce interlocks by h

1993-05-17

1996-08-13

Bowler, Alyssa H.

395375, 395454, G06F 924, G06F 938, G06F 930

Patent

active

055465935

ABSTRACT:
The present invention discloses a multistream instruction processor issuing instructions from N instruction streams in parallel, and processing instruction streams interchangeably when the number of the instruction streams is N or larger than N. Such processor comprises aninstructionpreparationunit comprised of N thread slots each of which fetches/decodes instructions from the instruction stream assigned thereto as well as issues decoding result one at a time; a functional unit comprised of M instruction execution units each of which executes instructions in accordance with the decoding result of the thread slot; an execution connection unit for replacing a connection with another, the connection between the instruction preparation unit and the functional unit so that the result received from the thread slot will be provided to the execution unit which is ready to execute it; and an instruction stream controller comprised of a context backup memory and an exchange controller, the context backup memory holding a context of the instruction stream which indicates how far execution of the instruction stream had been conducted so that the instruction stream will be re-executed while the exchange controller extracting the context of the instruction stream and temporarily storing it into the context backup memory when a predetermined event happens in the instruction therefrom as well as making the instruction execution unit receive another instruction, the instruction execution unit which was executing the instruction including the predetermined event.

REFERENCES:
patent: 4345309 (1980-01-01), Arulpragasm et al.
patent: 4349871 (1982-09-01), Lary
patent: 4392200 (1983-06-01), Rulpragasam et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 4967338 (1990-10-01), Kiyahara et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5127092 (1992-06-01), Gupta et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5404469 (1995-04-01), Chung et al.
Multithreaded Processor Architecture with Simultaneous Instruction Issuing, ISS '91: International Sumposium on Supercomputing, Nov. 1991.
Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads, ISCA '92: 19th Annual Int'l Sumposium on Computer Architecture May 1992.
Elementary Processor Architecture with Parallel Instruction Issuing from Multiple Threads, Parallel Processing Symposium JSPP'92, Jun. 1992.
Elementary Processor Architecture with Parallel Instruction Issuing from Multiple Threads, Information Processing Report, vol. 34, No. 4, Apr. 1993.
Resource-Shared Processor Architecture with a Multiple Control-Flow Mechanism, Computer Architecture 92-2, Jun. 12, 1992.
Peter Calingaert, "Operating System Elements a User Perspective" 1982 by Prentice-Hall, Inc. pp. 54-76.
Anthony Raltson et al., "Encyclopedia of Computer Science" Apr. 7, 1993, Van Nortano Reinhold pp. 910.varies.911.
Max J. Schindler, "Microprocessor Software Design" 1986, Hayden.
Peter M. Kogge, "The Architecture of Pipelined Computers" Hemisphere Publing Corporation, 1982 pp. 237, 253.

Affiliated with

Also associated with

Rating

Multistream instruction processor able to reduce interlocks by h does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multistream instruction processor able to reduce interlocks by h, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multistream instruction processor able to reduce interlocks by h will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1056988