Boots – shoes – and leggings
Patent
1987-09-14
1989-01-31
Zache, Raulfe B.
Boots, shoes, and leggings
328 55, 307593, 377 76, G06F 1500, G11C 1900
Patent
active
048021202
ABSTRACT:
A system bus control circuit associated with a central processing unit that generates control signals and in which the control circuit is constructed of a timing circuit having a plurality of successively connected timing stages constructed of data flip-flops for respectively generating sequentially time-displaced timing control signals. A gate array is employed for providing additional logic gating. The control signal from the central processing unit coupled to one group of input lines of the gate array. A second group of input lines to the gate array are coupled from the timing circuit and in particular the individual stages of the timing circuit. The output lines from the gate array generate timing signals that control data bus operation.
REFERENCES:
patent: 4207985 (1980-06-01), Lockett et al.
patent: 4241418 (1980-12-01), Stanley
patent: 4291241 (1981-09-01), Mayama et al.
patent: 4367530 (1983-01-01), Morinaga et al.
patent: 4443765 (1984-04-01), Findersin et al.
patent: 4458308 (1984-07-01), Holtey et al.
patent: 4463440 (1984-07-01), Nishiura et al.
patent: 4519028 (1985-05-01), Okin et al.
patent: 4531022 (1985-07-01), Pioli
patent: 4586128 (1986-04-01), DeWorkin
patent: 4631667 (1986-12-01), Zulian et al.
patent: 4692859 (1987-08-01), Ott
Lee Thomas L.
Tandy Corporation
Zache Raulfe B.
LandOfFree
Multistage timing circuit for system bus control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multistage timing circuit for system bus control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multistage timing circuit for system bus control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-182621