Multiplex communications – Communication techniques for information carried in plural... – Adaptive
Reexamination Certificate
2006-06-06
2006-06-06
Luu, Le Hien (Department: 2141)
Multiplex communications
Communication techniques for information carried in plural...
Adaptive
C370S464000
Reexamination Certificate
active
07058084
ABSTRACT:
A multistage interconnect network (MIN) capable of supporting massive parallel processing, including point-to-point and multicast communications between processor modules (PMs) which are connected to the input and output ports of the network. The network is built using interconnected switch nodes arranged in 2 ┌logbN┐ stages, wherein b is the number of switch node input/output ports, N is the number of network input/output ports and ┌logbN┐ indicates a ceiling function providing the smallest integer not less than logbN. The additional stages provide additional paths between network input ports and network output ports, thereby enhancing fault tolerance and lessening contention.
REFERENCES:
patent: 3290446 (1966-12-01), Ceonzo
patent: 3317676 (1967-05-01), Ekbergh et al.
patent: 3491211 (1970-01-01), Bininda et al.
patent: 3540000 (1970-11-01), Bencher
patent: 3581286 (1971-05-01), Beausolell
patent: 3582560 (1971-06-01), Banks
patent: 3693155 (1972-09-01), Crafton et al.
patent: 3963872 (1976-06-01), Hagstrom et al.
patent: 4022982 (1977-05-01), Hemdal
patent: 4038638 (1977-07-01), Hwang
patent: 4074072 (1978-02-01), Christensen et al.
patent: 4075693 (1978-02-01), Fox et al.
patent: 4081612 (1978-03-01), Hafner
patent: 4146749 (1979-03-01), Pepping et al.
patent: 4173713 (1979-11-01), Giesken
patent: 4177514 (1979-12-01), Rupp
patent: 4201889 (1980-05-01), Lawrence et al.
patent: 4201891 (1980-05-01), Lawrence et al.
patent: 4237447 (1980-12-01), Clark
patent: 4247892 (1981-01-01), Lawrence
patent: 4251879 (1981-02-01), Clark
patent: 4307446 (1981-12-01), Barton et al.
patent: 4317193 (1982-02-01), Joel, Jr.
patent: 4344134 (1982-08-01), Barnes
patent: 4347498 (1982-08-01), Lee et al.
patent: 4412285 (1983-10-01), Neches et al.
patent: 4417244 (1983-11-01), Melas
patent: 4417245 (1983-11-01), Melas
patent: 4445171 (1984-04-01), Neches
patent: 4456987 (1984-06-01), Wirsing
patent: 4466060 (1984-08-01), Riddle
patent: 4481623 (1984-11-01), Clark
patent: 4484262 (1984-11-01), Sullivan
patent: 4486877 (1984-12-01), Turner
patent: 4491945 (1985-01-01), Turner
patent: 4494185 (1985-01-01), Gunderson et al.
patent: 4518960 (1985-05-01), Clark
patent: 4523273 (1985-06-01), Adams, III et al.
patent: 4543630 (1985-09-01), Neches
patent: 4550397 (1985-10-01), Turner
patent: 4561090 (1985-12-01), Turner
patent: 4577308 (1986-03-01), Larson
patent: 4621359 (1986-11-01), McMillen
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4623996 (1986-11-01), McMillen
patent: 4630258 (1986-12-01), McMillen
patent: 4630260 (1986-12-01), Toy et al.
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4638475 (1987-01-01), Koike
patent: 4651318 (1987-03-01), Luderer
patent: 4656622 (1987-04-01), Lea et al.
patent: 4661947 (1987-04-01), Lea et al.
patent: 4663620 (1987-05-01), Paul et al.
patent: 4670871 (1987-06-01), Vaidya
patent: 4679186 (1987-07-01), Lea
patent: 4695999 (1987-09-01), Lebizay
patent: 4701906 (1987-10-01), Ransom et al.
patent: 4706150 (1987-11-01), Lebizay et al.
patent: 4707781 (1987-11-01), Sullivan
patent: 4731825 (1988-03-01), Wojcinski et al.
patent: 4731878 (1988-03-01), Vaidya
patent: 4734907 (1988-03-01), Turner
patent: 4740954 (1988-04-01), Cotton
patent: 4742511 (1988-05-01), Johnson
patent: 4745593 (1988-05-01), Stewart
patent: 4761780 (1988-08-01), Bingham
patent: 4766534 (1988-08-01), DeBenedictis
patent: 4780873 (1988-10-01), Mattheyses
patent: 4782478 (1988-11-01), Day, Jr. et al.
patent: 4785446 (1988-11-01), Dias et al.
patent: 4809362 (1989-02-01), Claus et al.
patent: 4811210 (1989-03-01), McAulay
patent: 4814890 (1989-03-01), Peterson
patent: 4814973 (1989-03-01), Hillis
patent: 4814979 (1989-03-01), Neches
patent: 4817084 (1989-03-01), Arthurs et al.
patent: 4829227 (1989-05-01), Turner
patent: 4833468 (1989-05-01), Larson et al.
patent: 4833671 (1989-05-01), Becker et al.
patent: 4845722 (1989-07-01), Kent et al.
patent: 4845736 (1989-07-01), Posner et al.
patent: 4845744 (1989-07-01), DeBenedictis
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4849751 (1989-07-01), Barber et al.
patent: 4860201 (1989-08-01), Stolfo et al.
patent: 4864558 (1989-09-01), Imagawa et al.
patent: 4866701 (1989-09-01), Giacopelli et al.
patent: 4925311 (1990-05-01), Neches et al.
patent: 4945471 (1990-07-01), Neches
patent: 4962497 (1990-10-01), Ferenc et al.
patent: 5006978 (1991-04-01), Neches
patent: 5022025 (1991-06-01), Urushidani et al.
patent: 5088091 (1992-02-01), Schroeder et al.
patent: 5119270 (1992-06-01), Terry
patent: 5119369 (1992-06-01), Tanabe et al.
patent: 5121384 (1992-06-01), Ozeki et al.
patent: 5131041 (1992-07-01), Brunner et al.
patent: 5199027 (1993-03-01), Barri
patent: 5214642 (1993-05-01), Kunimoto et al.
patent: 5321813 (1994-06-01), McMillen et al.
patent: 5522046 (1996-05-01), McMillen et al.
patent: 5872904 (1999-02-01), McMillen et al.
patent: 6243361 (2001-06-01), McMillen et al.
patent: 0 404 423 (1990-12-01), None
R.J. McMillen, A Study of Multistage Interconnection Networks: Design, Distributed Control, Fault Tolerance, and Performance, PhD Thesis, Purdue University, Dec. 1982.
Dr. Philip M. Neches, “The YNET: An Interconnect Structure for a Highly Concurrent Data Base System”, Teradata Corporation, 1988.
R.D. Rettberg, W.R. Crother, P.P. Carvey, and R.S. Tonalanson, “The Monarch Parallel Processor Hardware Design”,Computer, Apr. 1990, pp. 18-30.
L. R. Goke and G.J. Lipovski, “Banyan Networks for Partitioning Multiprocessor Systems”,Proceedings of the First Annual Symposium on Computer Architecture, 1973, pp. 21-28.
T. Feng, “A Survey of Interconnection Networks”,Computer, Dec. 1981, pp. 12-27.
D.P. Agrawal, “Testing and Fault Tolerance of Multistage Interconnection Networks”,Computer, Apr. 1982, pp. 41-53.
Burroughs Corporation, “Final Report: Numerical Aerodynamic Simulation Facility; Feasibility Study”, Mar. 1979.
G.F. Pfister, W.C. Brantley, D.A. George, S.L. Harvey, W.J. Kleinfelder, K.P. McAuliffe, E.A. Melton, V.A. Norton, and J. Weiss, The IBM Researh Parallel Processor Prototype (RP3): Introduction and Architecture:,Proceedings of the 1985 International Conference on Parallel Processing, 1985, pp. 764-771.
G.F. Pfister and V.A. Norton, “Hot Spot Contention and Combining in Multistage Interconnection Networks”,Proceedings of the 1985 International Conference on Parallel Processing, 1985, pp. 790-797.
W.C. Brantley, K.P. McAuliffe, and J. Weiss, “RP3 Processor-Memory Element”,Proceedings of the 1985 International Conference on Parallel Processing, pp. 782-789.
W. Crowther, J. Goodhue, E. Starr, R. Thomas, W. Milliken and T. Blackadar, “Performance Measurements on a 128-node Butterfly™ Parallel Processor”Proceedings of the 1985 International Conference on Parallel Processing, 1985, pp. 531-540.
A. Gottlieb, R. Grishman, C.P. Kuskal, K.P. McAuliffe, L. Rudolph and M. Snir, “The NYU Ultra Computer-Designing and MIMD Shared Memory Parallel Computer”,IEEE Transactions on Computers, vol. C-32, No. 2, Feb. 1983, pp. 175-189.
Leiserson, “Transactions on Computers”,IEEE, vol. C-34, No. 10, Oct. 1985.
Peercy, M. et al., “Distributed Algorithms for Shortest-Path, Deadlock-Free Routing and Broadcasting in Arbitrarily Faulty Hypercubes,” International Symposium on Fault Tolerant Computing, (FTCS), Jun. 26-28, 1990, Newcastle Upon Tyne, no. Symp. 20, Jun. 26, 1990, IEEE 1990, pp. 218-225.
Rodeheffer, Thomas L et al., “Automatic Reconfiguration in Autonet,” Operating Systems Review (SIGOPS), vol. 25, No. 5, Jan. 1, 1991, pp. 183-197.
Kulkami, Ashok K. et al., “Broadcast Reliability Evaluation of Multistage Interconnection Networks,” Proceedings of Southeastcon, Williamsburg, Apr. 7-10, 1991, vol. 1, Jan. 1, 1991, IEEE 1991, pp. 432-436.
Copy of European Patent Office Communication dated Nov. 4, 1998 and Partial European Search Report for European Application No. 92 30 3833.
Chura David J.
McMillen Robert J.
Watson M. Cameron
Gates & Cooper LLP
Luu Le Hien
NCR Corporation
LandOfFree
Multistage interconnect network combines back channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multistage interconnect network combines back channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multistage interconnect network combines back channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629675