Boots – shoes – and leggings
Patent
1985-12-12
1991-06-04
Shaw, Gareth D.
Boots, shoes, and leggings
3642292, 36424292, 3642689, 3642731, 3642734, G06F 132
Patent
active
050219502
ABSTRACT:
A multiprocessor system is comprised of a bus and a plurality of processor modules. Each processor module includes a bus arbitration block, a bus access control block, an address output block, a data input/output block, a clock signal generating block, a stop request block for requesting the stop of supplying a clock signal, an operation processing block for processing data, and a stop control block. The stop control block stores the contents of the bus access (a type of the bus, the address and data concerning the access, etc.) as is made by the operation processing block when the clock signal is stopped, and to what clock of that access cycle the bus access proceeds. The stop control block controls the bus arbitration block to electrically disconnect the processor module from the bus. After the restart of supplying the clock signal, the bus arbitration block, the bus access control block, the address output block and the data input/output block are restored on the basis of the contents of the bus access. Then the bus access that was stopped is resumed from its beginning. When the number of clocks of the clock signal is equal to that stored in the memory block after the restart of supplying the clock signal, the stop control block supplies again the clock signal to the operation processing block. Subsequently, the operation processing block continues the bus access.
REFERENCES:
patent: 4084233 (1978-04-01), Handly et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4320457 (1982-03-01), Tanikawa
patent: 4348722 (1982-09-01), Gunter et al.
patent: 4365294 (1982-12-01), Stokken
patent: 4387425 (1983-06-01), El-Gohary
patent: 4620278 (1986-10-01), Ellsworth et al.
patent: 4649471 (1987-03-01), Briggs et al.
patent: 4757439 (1988-07-01), Stinson et al.
patent: 4777591 (1988-10-01), Chang et al.
INTEL Microprocessor and Peripherals Handbook, INTEL 8288 Bus Controller and INTEL 8289 Bus Arbiter, Chapter 3, pp. 247-264, 1982.
Patent Abstracts of Japan, vol. 6, No. 88 (P--118) [966], 5/26/82.
Patent Abstracts of Japan, vol. 6, No. 27 (P--102) [905], 2/17/82.
Starnes article "Detect and Correct Data Errors Without Slowing Bus Traffic," Mar. 1982, Electrical Design News, vol. 27, No. 7, Boston, Mass.
Barthmaier, INTEL iSBC Applications Handbook, AP--28A, Intel MULTIBUS.TM. Interfacing, Jul. 1980.
Fagan Matthew C.
Kabushiki Kaisha Toshiba
Shaw Gareth D.
LandOfFree
Multiprocessor system with standby function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system with standby function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with standby function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1031451