Boots – shoes – and leggings
Patent
1987-03-24
1992-04-28
Lee, Thomas C.
Boots, shoes, and leggings
3642281, 364229, 364230, 3642301, 364240, 3642412, 3642426, 3642429, 364244, 364246, 3642462, 3642468, 3649269, 36492691, 36492797, 36492792, 36493146, 3649314, 3649423, 3649426, 3649354, 36493541, 364DIG1, 364DIG2, G06F 1330, G06F 9312
Patent
active
051093308
ABSTRACT:
In a multi-processor system in which a plurality of microprocessor systems are allocated to a common multi-processor bus in cyclical fashion in a sequence prescribed by priority characterizing numbers assigned to said systems, the priority allocation of bus access is overlaid by a further method that coordiantes the access fo a microprocessor system to a region storing a common data base in a common memory. One of the microprocessor systems functions as the main processor system and is authorized to up-date the data base and all other microprocessor systems function as subsidiary procesors which can read the data base information. Before its access, every microprocessor system accessing the data base communicates a status signal to the other micro-processor systems, this preventing the main processor system from up-dating the data base while one of the subsidiary processor systems is already reading the data base information.
REFERENCES:
patent: 3943493 (1976-03-01), Shelton
patent: 4000485 (1976-12-01), Barlow
patent: 4101959 (1978-07-01), Domike
patent: 4186438 (1980-01-01), Benson
patent: 4245306 (1981-01-01), Besemer et al.
patent: 4266271 (1981-05-01), Chamoff
patent: 4296463 (1981-10-01), Dalboussiere et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4363094 (1982-12-01), Kaul
patent: 4374414 (1983-02-01), Comfort et al.
patent: 4396984 (1983-08-01), Videki, II
patent: 4468750 (1984-08-01), Chamoff
patent: 4482950 (1984-11-01), Oshkhunian
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 4488217 (1984-12-01), Binder
patent: 4499538 (1985-02-01), Finger et al.
patent: 4530069 (1985-07-01), Desrochers
patent: 4587609 (1986-05-01), Boudreau
patent: 4590554 (1986-05-01), Glazer
patent: 4603385 (1986-07-01), Mueller
patent: 4604685 (1986-08-01), Brown et al.
patent: 4631667 (1986-12-01), Zulian
patent: 4635189 (1987-01-01), Kendall
patent: 4665484 (1987-05-01), Namba
patent: 4669056 (1987-05-01), Waldeckev
patent: 4692862 (1987-09-01), Cousin et al.
patent: 4695944 (1987-09-01), Zandveld
patent: 4777591 (1988-10-01), Chang
patent: 4794516 (1988-12-01), Auerbach
patent: 5016162 (1991-05-01), Epstein
SAB 8086 Family User's Manual, Oct. 1979, MCS-86, entitled "Designing 8086, 8088, 8099 Multiprocessor Systems with the 8289 Bus Arbiter", pp. A112 to A131.
Kosler Wolfgang
Paulmichl Erich
Pfeiffer Klaus
Coleman Eric
Lee Thomas C.
Siemens Aktiengesellschaft
LandOfFree
Multiprocessor system with sequential prioritized common memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system with sequential prioritized common memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with sequential prioritized common memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252559