Multiprocessor system with reflective memory data transfer devic

Details Multiprocessor system with reflective memory data transfer devic Multiprocessor system with reflective memory data transfer devic

1993-10-13

1996-12-03

Heckler, Thomas M.

Boots, shoes, and leggings

364DIG1, 3642281, 3642283, G06F 1200

Patent

active

055817327

ABSTRACT:
A real time data processing system in which each of a series of processing nodes is provided with its own data store partitioned into a first section reserved for the storage of data local to the respective node and a second section reserved for the storage of data to be shared between nodes. The nodes are interconnected by a data link and whenever a node writes to an address in the second section of a data store the written data is communicated to all of the nodes via the data link. The data in each address of the second sections of the data stores can be changed only by one respective processing node which acts as a master for that address. As each address containing shared data can only be written to by one node collisions between different nodes attempting to change a common item of data cannot occur.

REFERENCES:
patent: 3618045 (1971-11-01), Campbell et al.
patent: 3845474 (1974-10-01), Lange et al.
patent: 3873819 (1975-03-01), Greenwald
patent: 3889237 (1975-06-01), Alferness et al.
patent: 3940743 (1976-02-01), Fitzgerald
patent: 4007450 (1977-02-01), Haibt et al.
patent: 4056844 (1977-11-01), Izumi
patent: 4209839 (1980-06-01), Bederman
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4253146 (1981-02-01), Bellamy et al.
patent: 4269221 (1981-05-01), Adams
patent: 4335426 (1982-06-01), Maxwell et al.
patent: 4342083 (1982-07-01), Freedman et al.
patent: 4351025 (1982-09-01), Hall, Jr.
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4388686 (1983-06-01), Haid
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4396995 (1983-08-01), Grau
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4417303 (1983-11-01), Korowitz et al.
patent: 4430699 (1984-02-01), Segarra et al.
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4453215 (1984-06-01), Reid
patent: 4466063 (1984-08-01), Segarra et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4539637 (1985-09-01), DeBruler
patent: 4642755 (1987-02-01), Hinch
patent: 4699043 (1987-05-01), Kaplinsky
patent: 4769771 (1988-09-01), Lippman et al.
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4991079 (1991-02-01), Dann
patent: 5072373 (1991-12-01), Dann
patent: 5255369 (1993-10-01), Dann
Vetter, R. J., et al., "Network Supercomputing," IEEE Network, May 1992, pp. 38-44.
Dixon, R. C., "Group Address Structure for Network Service Nodes," IBM Technical Disclosure Bulletin, vol. 26, No. 3A, Aug. 1983, pp. 1198-1200.
McFarland, W., et al., "HP's Link Interface Chipset for Serial-HIPPI," IEEE, 1992, pp. 229-233.
Frank, "Tightly Coupled Multiprocessor System Speeds, Memory-Access Times," Electronics International, vol. 57, No. 1, Jan. 1984, pp. 164-169.

Affiliated with

Also associated with

Rating

Multiprocessor system with reflective memory data transfer devic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system with reflective memory data transfer devic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with reflective memory data transfer devic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-794504