Multiprocessor system with cache-based software breakpoints

Data processing: software development – installation – and managem – Software program development tool – Testing or debugging

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S124000, C717S130000, C717S136000

Reexamination Certificate

active

10072529

ABSTRACT:
Techniques are disclosed for implementing software breakpoints in a multiprocessor system having a number of processors each coupled to a main memory. In an illustrative embodiment, each of the processors has an instruction cache associated therewith. An instruction for which a breakpoint is to be inserted is retrieved from a corresponding instruction address in the main memory, and a breakpoint code is inserted at the instruction address in main memory. After the breakpoint code is executed by a given one of the processors, the retrieved instruction is stored in the corresponding instruction cache for that processor, and a use-once indicator is set. The use-once indicator is operative via cache control logic to clear a validity indicator associated with the instruction after a single fetch of the instruction from the instruction cache, such that subsequent attempts by the given processor to access the instruction as stored in the instruction cache will cause the processor to retrieve the breakpoint code at the instruction address in main memory.

REFERENCES:
patent: 5548717 (1996-08-01), Wooldridge et al.
patent: 5797019 (1998-08-01), Levine et al.
patent: 5809273 (1998-09-01), Favor et al.
patent: 5819056 (1998-10-01), Favor
patent: 5850562 (1998-12-01), Crump et al.
patent: 5859991 (1999-01-01), Narayan
patent: 5970241 (1999-10-01), Deao et al.
patent: 6016555 (2000-01-01), Deao et al.
patent: 6142683 (2000-11-01), Madduri
patent: 6189140 (2001-02-01), Madduri
patent: 6425122 (2002-07-01), Klingman
patent: 6493868 (2002-12-01), DaSilva et al.
patent: 6543049 (2003-04-01), Bates et al.
patent: 6615368 (2003-09-01), Dunlap
patent: 6848097 (2005-01-01), Alverson et al.
patent: 6922795 (2005-07-01), Miyayama et al.
patent: 6941545 (2005-09-01), Reese et al.
patent: 2002/0100024 (2002-07-01), Hunter et al.
patent: 2003/0217227 (2003-11-01), Parthasarathy et al.
patent: 2004/0187117 (2004-09-01), Orion et al.
patent: 2004/0193957 (2004-09-01), Swoboda et al.
patent: 2004/0205747 (2004-10-01), Bernstein et al.
patent: 2005/0086650 (2005-04-01), Yates et al.
Haban et al., Global events and global breakpoints in distributed systems, IEEE, vol. 2 Jan. 5-8, 1988, pp. 166-175.
Miller et al., Breakpoints and halting in distributed programs, IEEE, Jun. 13-17, 1988, pp. 316-323.
Manabe et al., Debugging dynamic distributed programs using global predicates, IEEE, Dec. 1-4, 1992, pp. 402-407.
Tucker et al., Compiler optimization and its impact on development of real-time systems, IEEE, vol. 1 Oct. 31-Nov. 7, 1998 pp. C12/1-C12/6.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiprocessor system with cache-based software breakpoints does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system with cache-based software breakpoints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with cache-based software breakpoints will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3780289

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.