Boots – shoes – and leggings
Patent
1992-07-22
1994-02-22
Shaw, Gareth D.
Boots, shoes, and leggings
395200, 395700, 364240, 3642409, 3642426, 36424292, 36493701, 3649752, 364DIG2, 364 802, G06F 1314, G06F 1338
Patent
active
052895858
ABSTRACT:
A microprocessor system has a bus system for coupling several processing units, each having an appertaining private cache memory and a common main memory. When an address operation of a transaction is executed, a transaction identification number is generated and transmitted on the system bus to all other subscribers together with the fed address of the initiating subscriber. In each subscriber, memory means are provided for storing the transmitted address and the co-delivered transaction identification number. Simultaneously with the assignment of the system bus for further transmissions, the address stored in the memory means are monitored in test means of the subscribers, and after monitoring, a synchronization signal and possibly accompanying signals are set by all subscribers for the abortion or continuation of a transaction. Given continuation with a data operation, an allocation of the data operation to its corresponding address operation can be achieved by return transmission of the associated transaction identification number together with the data to the initiating subscriber, which permits that the sequential order of the data operations sequence is not bound to that of the corresponding address operations.
REFERENCES:
patent: 3787627 (1974-01-01), Abramson et al.
patent: 4219873 (1980-08-01), Kober et al.
patent: 4349871 (1982-09-01), Lary
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4661905 (1987-04-01), Bomba et al.
patent: 4737932 (1988-04-01), Baba
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4866604 (1989-09-01), Reid
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4942540 (1990-07-01), Black et al.
patent: 4964038 (1990-10-01), Louis et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5060139 (1991-10-01), Theus
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5150464 (1992-09-01), Sidhu et al.
Sweazey, "Shared Memory Systems on the Futurebus," Spring Compcon 88, (1988), pp. 505-511.
Sweazey et al, "A Class of Compatible Cache Consistency Protocols . . . Futurebus," 13th Annual Symposium on Computer Architecture, 1986, pp. 414-423.
Fielland et al, "32-bit computer system . . . 12 processors", Electronic Design, vol. 32, No. 18, 1984, pp. 153-168.
Kock Juergen
Mooshammer Peter
Rottmann Wilfried
Taeuber Erich
Shaw Gareth D.
Siemens Nixdorf Informationssysteme AG
Toplu L.
LandOfFree
Multiprocessor system having a system bus for the coupling of se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system having a system bus for the coupling of se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system having a system bus for the coupling of se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-178619