Multiprocessor system bus protocol for optimized accessing of in

Details Multiprocessor system bus protocol for optimized accessing of in Multiprocessor system bus protocol for optimized accessing of in

1994-10-28

1996-12-31

Lane, Jack A.

395484, G06F 1200

Patent

active

055902995

ABSTRACT:
A multiprocessor information processing system has a system bus with interleaved memory modules in communication with multiple CPUs. The multiprocessor system includes a subsystem monitoring circuit which monitors the addresses requested by the local CPU. If the local CPU addresses a memory module which is different from the last accessed memory module, then the subsystem monitoring circuit initiates a request to maintain control of the system bus. In this manner, sequential write and read operations are typically made to interleaved memory modules so that the effects of module recovery time are minimized. The subsystem monitoring circuit includes a transfer count register which indicates how many data transfer cycles can be run in succession before the local CPU has to relinquish control of the system bus. In this manner, fair arbitration is assured for other CPUs contending for control of the system bus.

REFERENCES:
patent: 4669056 (1987-05-01), Waldecker et al.
patent: 4797815 (1989-01-01), Moore
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 5005151 (1991-04-01), Kurkowski
patent: 5043874 (1991-08-01), Gagliardo et al.
patent: 5257356 (1993-10-01), Brockmann et al.
patent: 5274788 (1993-12-01), Koike
patent: 5287477 (1994-02-01), Johnson et al.
patent: 5323489 (1994-06-01), Bird
patent: 5341486 (1994-08-01), Castle
patent: 5446847 (1995-08-01), Keeley et al.
Bennett, Brian, Break The Performance Bottlenecks In Today's Multiprocessor Designs--Jul. 7, 1994--pp. 113-120--The Design Magazine of the Electronics Industry.

Affiliated with

Also associated with

Rating

Multiprocessor system bus protocol for optimized accessing of in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system bus protocol for optimized accessing of in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system bus protocol for optimized accessing of in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1149257