Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2011-02-01
2011-02-01
Kumar, Pankaj (Department: 2467)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S413000, C370S465000, C710S317000
Reexamination Certificate
active
07881321
ABSTRACT:
A multiprocessor computer system includes a first and second node controller, a number of processors being connected to each node controller, a memory connected to each node controller, a first input/output system connected to the first node controller, and a communications network connected between the node controllers. The first node controller includes: a crossbar unit to which are connected a memory port, an input/output port, a network port, and a plurality of independent processor ports. A first and a second processor port is connected between the crossbar unit and a first subset and a second subset, respectively, of the processors. The memory port includes a memory data port including a memory data bus and a memory address bus coupled to the first subset of memory chips, and a directory data port including a directory data bus and a directory address bus coupled to the second subset of memory chips.
REFERENCES:
patent: 4330858 (1982-05-01), Choquet
patent: 4630259 (1986-12-01), Larson et al.
patent: 4771391 (1988-09-01), Blasbalg
patent: 4807183 (1989-02-01), Kung et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4868818 (1989-09-01), Madan et al.
patent: 4933933 (1990-06-01), Dally et al.
patent: 4980822 (1990-12-01), Brantley et al.
patent: 5008882 (1991-04-01), Peterson et al.
patent: 5031211 (1991-07-01), Nagai et al.
patent: 5081623 (1992-01-01), Ainscow
patent: 5083265 (1992-01-01), Valiant
patent: 5093920 (1992-03-01), Agrawal et al.
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5127092 (1992-06-01), Gupta et al.
patent: 5157692 (1992-10-01), Horie et al.
patent: 5161156 (1992-11-01), Baum et al.
patent: 5166674 (1992-11-01), Baum et al.
patent: 5170482 (1992-12-01), Shu et al.
patent: 5175733 (1992-12-01), Nugent
patent: 5197130 (1993-03-01), Chen et al.
patent: 5201044 (1993-04-01), Frey, Jr. et al.
patent: 5210705 (1993-05-01), Chauvel et al.
patent: 5218601 (1993-06-01), Chujo et al.
patent: 5218676 (1993-06-01), Ben-ayed et al.
patent: 5251131 (1993-10-01), Masand et al.
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5276899 (1994-01-01), Neches
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5331631 (1994-07-01), Teraslinna
patent: 5341504 (1994-08-01), Mori et al.
patent: 5347450 (1994-09-01), Nugent
patent: 5365228 (1994-11-01), Childs et al.
patent: 5383191 (1995-01-01), Hobgood et al.
patent: 5390164 (1995-02-01), Kremer
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5434846 (1995-07-01), Tremel et al.
patent: 5434995 (1995-07-01), Oberlin et al.
patent: 5440547 (1995-08-01), Easki et al.
patent: 5453978 (1995-09-01), Sethu et al.
patent: 5475858 (1995-12-01), Gupta et al.
patent: 5504874 (1996-04-01), Galles et al.
patent: 5509125 (1996-04-01), Johnson et al.
patent: 5533198 (1996-07-01), Thorson
patent: 5546549 (1996-08-01), Barrett et al.
patent: 5546596 (1996-08-01), Geist
patent: 5583990 (1996-12-01), Birrittella et al.
patent: 5590284 (1996-12-01), Crosetto
patent: 5592610 (1997-01-01), Chittor
patent: 5613071 (1997-03-01), Rankin et al.
patent: 5625836 (1997-04-01), Barker et al.
patent: 5634004 (1997-05-01), Gopinath et al.
patent: 5634110 (1997-05-01), Laudon et al.
patent: 5659796 (1997-08-01), Thorson et al.
patent: 5664151 (1997-09-01), Galles et al.
patent: 5669008 (1997-09-01), Galles et al.
patent: 5680576 (1997-10-01), Laudon
patent: 5682479 (1997-10-01), Newhall et al.
patent: 5701416 (1997-12-01), Thorson et al.
patent: 5721819 (1998-02-01), Galles et al.
patent: 5721828 (1998-02-01), Frisch
patent: 5721921 (1998-02-01), Kessler et al.
patent: 5737628 (1998-04-01), Birrittella et al.
patent: 5752258 (1998-05-01), Guzovskiy et al.
patent: 5778437 (1998-07-01), Baylor et al.
patent: 5787477 (1998-07-01), Rechtschaffen et al.
patent: 5790776 (1998-08-01), Sonnier et al.
patent: 5793962 (1998-08-01), Badovinatz et al.
patent: 5794059 (1998-08-01), Barker et al.
patent: 5802374 (1998-09-01), Gupta et al.
patent: 5864738 (1999-01-01), Kessler et al.
patent: 5878241 (1999-03-01), Wilkinson et al.
patent: 5900015 (1999-05-01), Herger et al.
patent: 5915104 (1999-06-01), Miller
patent: 5925097 (1999-07-01), Gopinath et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 5970232 (1999-10-01), Passint et al.
patent: 5970510 (1999-10-01), Sher et al.
patent: 5978578 (1999-11-01), Azarya et al.
patent: 5982776 (1999-11-01), Manning et al.
patent: 5995512 (1999-11-01), Pogue, Jr.
patent: 6072772 (2000-06-01), Charny et al.
patent: 6085303 (2000-07-01), Thorson et al.
patent: 6101181 (2000-08-01), Passint et al.
patent: 6230252 (2001-05-01), Passint et al.
patent: 6334159 (2001-12-01), Haupt
patent: 6457146 (2002-09-01), Keen et al.
patent: 6484220 (2002-11-01), Alvarez et al.
patent: 6516372 (2003-02-01), Anderson et al.
patent: 6546451 (2003-04-01), Venkataraman et al.
patent: 6564277 (2003-05-01), Keen et al.
patent: 6578115 (2003-06-01), McCracken et al.
patent: 6604161 (2003-08-01), Miller
patent: 6633958 (2003-10-01), Passint et al.
patent: 6674720 (2004-01-01), Passint et al.
patent: 6711636 (2004-03-01), Miller
patent: 6725307 (2004-04-01), Alvarez et al.
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 2002/0071443 (2002-06-01), Tsukamoto et al.
patent: 0501524 (1992-09-01), None
patent: 0570729 (1993-11-01), None
patent: 96/37834 (1996-11-01), None
patent: 99/26429 (1999-05-01), None
International Search Report for International Application No. PCT/IE95/00047; Date of Completion—Dec. 22, 1995.
“Deadlock-Free Routing Schemes on Multistage Interconnection Networks”, IBM Technical Disclosure Bulletin, 35, 232-233, (Dec. 1992).
“IEEE Standard for Scalable Coherent Interface (SCI)”, IEEE Std 1596-1992, Table of Contents, (Mar. 1992).
“International Search Report for International Application No. PCT/US95/15483”, Date of completion—Apr. 24, 1996.
“Message Routing Systems for Transputer Based Multicomputers”, IEEE Micro, Jun. 13, 1993, No. 3, Los Alamitos, CA.
Carlile, B.R., “Algorithms and Design: The CRAP APP Shared-Memory System”, Compcon Spring '93, San Francisco, CA, 312-320, (Feb. 22, 1993).
Chaiken, D., et al., “LimitLESS Directories: A Scalable Cache Coherence Scheme”, Proceedings: Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA, 224-234, (Apr. 8-11, 1991).
Dally, W., “Performance Analysis of k-ary n-cube Interconnection Networks”, IEEE Transactions on Computers, 39(6), 775-785, (Jun. 1990).
Dally, W., et al., “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks”, IEEE Transactions on Computers, C-36, 547-553, (May 1987).
Dally, W.J., “Virtual Channel Flow Control”, Pro. 17th International Symposium on Computer Architecture, pp. 60-68, May 1990.
Farkouh, S.C., “Managing ATM-based Broadband Networks”, IEEE Communications, 31(5), pp. 82-86, (1993).
Galles, M., “Spider: A High-Speed Network Interconnect”, IEEE Micro, 34-39, (Jan./Feb. 1997).
Gupta, R., et al., “High speed Synchronization of Processors Using Fuzzy Barriers”, International Journakl of Parallel Programming 19 Feb. 1990, No. 1, New York, US pp. 53-73.
Gustavson, D.B., “The Scalable Coherent Interface and related Standards Projects”, IEEE Micro, 10-22, (Feb. 1992).
Ioannis, S., et al., “Fine-grain Access Control for Distributed Shared Memory”, 8398 ACM SIGPLAN Notices, 297-306, (Nov. 1994).
Ishihata, H., et al., “Architecture of Highly Parallel AP1000 Computer”, Scripta Technica, Inc., Systems and Computers in Japan 24, No. 7,, pp. 69-76, (1993).
Laudon, J., et al., “The SGI Origin: A ccNUMA Highly Scalable Server”, ISCA, 1-11, (1997).
Lenoski, D., et al., “The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor”, Proceedings: The 17th Annual International Symposium on Computer Architecture, Seattle, Washington, 148-159, (May 28-31).
Deneroff Martin M.
Kaldani Givargis G.
Koren Yuval
McCracken David Edward
Venkataraman Swaminatham
Baker & Botts L.L.P.
Kumar Pankaj
Silicon Graphics International
Tsegaye Saba
LandOfFree
Multiprocessor node controller circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor node controller circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor node controller circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2620110