Boots – shoes – and leggings
Patent
1993-12-30
1996-02-27
Lall, Parshotam S.
Boots, shoes, and leggings
395303, 395737, 395739, 364DIG1, G06F 1326
Patent
active
054956153
ABSTRACT:
A multiprocessor programmable interrupt controller (MPIC) system has an interrupt bus, distinct from the system (memory) bus, for handling interrupt-related messages. I/O device interrupt lines are connected to one or more interrupt delivery units (IDUs) that are each coupled to the interrupt bus for broadcasting of I/O-generated interrupt request messages. Each processor chip has an on-board interrupt acceptance unit (IAU) that can accept interrupt requests from the interrupt bus and can broadcast on the interrupt bus interrupt request messages generated by its associated processor. Each processor can request to read the contents of the IAU control registers that are associated with another target processor. In that case, a remote read request message is generated by the IAU of the local processor and responded to, without software intervention, by the IAU of the target processor. A remote read status field indicates to the local processor the status of the data contained in a remote read register. The remote IAU is expected to respond in a fixed number of interrupt bus cycles. If the remote agent is unable to do so, then the remote read status field becomes "Invalid." If successful, the remote read status resolves to "Valid." The processor polls this field to determine the completion and success of the remote read request. Remote read requests are always successful (although the data may be valid or invalid) in that they are never retried. Remote read requests are primarily a debug feature, and a "hung" remote IAU that is unable to respond to a remote read request should not cause the debugging software to hang on the local processor.
REFERENCES:
patent: 3812463 (1974-05-01), Lahti et al.
patent: 3895353 (1975-07-01), Dalton
patent: 4268904 (1981-05-01), Suzuki et al.
patent: 4482954 (1984-11-01), Vrielink et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4654820 (1987-03-01), Brahm et al.
patent: 4833598 (1989-05-01), Imamura et al.
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5060139 (1991-10-01), Theus
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5179707 (1993-01-01), Piepho
patent: 5193187 (1993-03-01), Strout, II et al.
patent: 5265215 (1993-11-01), Fukuda et al.
patent: 5274767 (1993-12-01), Maskovyak
patent: 5410710 (1995-04-01), Sarangdhar et al.
Carson David G.
Finzi David
Golbert Adi
Hochberg Yoav
Nizar P. K.
Lall Parshotam S.
Vu Viet
LandOfFree
Multiprocessor interrupt controller with remote reading of inter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor interrupt controller with remote reading of inter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor interrupt controller with remote reading of inter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1686209