Boots – shoes – and leggings
Patent
1994-06-03
1996-08-27
Teska, Kevin J.
Boots, shoes, and leggings
364578, 36492781, 39518313, G06F 9455
Patent
active
055510132
ABSTRACT:
A software-driven multiprocessor emulation system comprising a plurality of emulation processors connected in parallel in a module. One or more modules of processors comprise an emulation system. An execution unit in each processor includes a table-lookup unit for emulating any type of logic gate function. A parallel bus connects an output of each processor to a multiplexor input with every other processor in a module. Each processor embeds a control store to store software logic-representing signals for controlling operations of each processor. Also a data store is embedded in each processor to receive data generated under control of the software signals in the control store. The parallel processors on each module have a module input and a module output from each processor. The plurality of modules have their module outputs inter-connected to module inputs of all other modules. A sequencer synchronously cycles the processors through mini-cycles on all modules. Logic software drives all of the processors in the emulation system to emulate a complex array of Boolean logic, which may be all of the logic gates in a complex logic semiconductor chip. Special control means associated with the embedded control store and the embedded data store in each of the processors enables them to emulate all or part of a memory array within a target logic entity being emulated by the multiprocessor emulation system. Each cycle of processing may control the emulation of a level of logic being verified by the emulation processor.
REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4638423 (1987-01-01), Ballard
patent: 4674089 (1987-06-01), Poret et al.
patent: 4789924 (1988-12-01), Fukata
patent: 4868822 (1989-09-01), Scott et al.
patent: 4873656 (1989-10-01), Catlin
patent: 4916647 (1990-04-01), Catlin
patent: 5025364 (1991-06-01), Zellmer
patent: 5036473 (1991-07-01), Butts et al.
patent: 5088033 (1992-02-01), Binkley et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5132971 (1992-07-01), Oguma et al.
patent: 5329470 (1994-07-01), Sample et al.
"Quickturn Enterprise Emulation Systems", Quickturn, Inc. (Corporate Brochure).
Varghese et al., "An efficient logic emulation system", IEEE Trans VLSI Sys, vol. 1, No. 2, Jun '93, pp. 171-174.
Walters, "Reprogrammable Hardware Emulation for ASICs makes thorogh Design Verfication Practical", IEEE, 1989, pp. 484-486.
Walters, "Computer-Aided Prototyping for ASIC-Based Systems", IEEE Design and Test Computers, Jun. 1991, p. 4-10.
Beausoleil William F.
Ng Tak-Kwong
Palmer Harold R.
Goldman Bernard M.
International Business Machines - Corporation
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Multiprocessor for hardware emulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor for hardware emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor for hardware emulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1063402