Telephonic communications – Diagnostic testing – malfunction indication – or electrical... – Testing of subscriber loop or terminal
Patent
1986-06-20
1987-12-15
Shaw, Gareth D.
Telephonic communications
Diagnostic testing, malfunction indication, or electrical...
Testing of subscriber loop or terminal
H04M 328
Patent
active
047138343
ABSTRACT:
A multiprocessor system comprises a plurality of stations interconnected by a system communication bus and cooperating in the performance of system tasks. Each station includes a plurality of addressable elements interconnected by a station communication bus. All stations are mapped into a common address space, with the elements of each station mapped onto like relative addresses in two subspaces of the address space: a subspace which is shared in common by all stations, and a subspace dedicated to the station whose addresses are the common subspace addresses in combination with a station-identifying address portion. The stations are symmetrical: like elements in all of the stations are mapped onto like relative addresses in their associated subspaces. Addressing within the system is self-referential: a station accesses one of its addressable elements by placing its common subspace address on the station communication bus. Each station's station bus is selectively interfaced to the system bus, and a station accesses an addressable element of another station by placing its dedicated subspace address on the station bus, interfacing its station bus with the system bus, and causing the other station to interface its station bus with the system bus. A station accesses an element of another station passively, without utilizing the intelligence, if any, of the other station to make the access.
REFERENCES:
patent: 3710324 (1973-01-01), Cohen et al.
patent: 4205373 (1980-05-01), Shah et al.
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4276594 (1981-06-01), Morley
patent: 4308581 (1981-12-01), Raghunathan
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4322792 (1982-03-01), Baun
K. Marton et al., "Memory Addressing Scheme for Loosely Coupled Processors", IBM Technical Disclosure Bulletin, vol. 22, No. 7, Dec. 1979, pp. 2883-2884.
J. Thomas, "Shared Memory Addressing System", IBM Technical Disclosure Bulletin, vol. 7, No. 5, Oct. 1964, pp. 352-353.
W. S. Ang, "Common Element Key to Multiprocessor Architecture", Computer Design, vol. 20, No. 10, Oct. 1981, pp. 179-184.
H. M. Slesinger and R. H. Rosenbaum, "Microprocessor-Based Synchronous Communications Subsystem for Minicomputers", Proceedings of the Fourth International Conference on Computer Communication, pp. 77-81, (Kyoto, Japan, 26-29 Sep. 1978).
A. A. Allison, "Status Report on the P896 Backplane Bus", IEEE Micro, pp. 67-82, (Feb. 1981).
PDP11 Peripherals Handbook, Ch. 5, (Digital Equipment Corporation, 1975).
Brahm David J.
Grinn James M.
Hepler Edward L.
Schan, Jr. Edward P.
American Telephone and Telegraph Company AT&T Bell Laboratories
Mills John G.
Shaw Gareth D.
Volejnicek David
LandOfFree
Multiprocessor computing system featuring shared global control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor computing system featuring shared global control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor computing system featuring shared global control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1224764