Boots – shoes – and leggings
Patent
1985-02-27
1991-11-19
Anderson, Lawrence E.
Boots, shoes, and leggings
3642302, 3642327, 3642412, 36424292, 3642292, 364DIG1, G06F 946
Patent
active
050670719
ABSTRACT:
Disclosed is a multiprocessor computer system including a plurality of processor modules with each of the processor modules including at least one processor and a cache memory which is shared by all of the processors of each processor module. The processor modules are connected to a system bus which comprises independent data, address, vectored interrupt, and control buses. A system memory which is shared by all the processor modules is also connected to the buses, and the cache memories in each processor module store those memory locations in the main memory most frequently accessed by the processors in its module. A system control module controls the operation and interaction of all of the modules and contains the bus arbiters for the vector, data and address buses. The system control module also controls the retrying of requests which are not completed and should any requester fail to obtain access to a bus, the system control module also unjams this deadlock. Each of these multiprocessor computer systems can be connected to another multiprocessor computer system through an interface which includes a cache for housing frequently accessed locations of the other multiprocessor system.
REFERENCES:
patent: 3566363 (1971-02-01), Driscoll, Jr.
patent: 3665404 (1972-05-01), Werner
patent: 3710324 (1973-01-01), Cohen
patent: 4040028 (1977-08-01), Pauker et al.
patent: 4130865 (1978-12-01), Heart et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4190885 (1980-02-01), Joyce
patent: 4229791 (1980-10-01), Levy et al.
patent: 4275458 (1981-06-01), Khera
patent: 4349871 (1982-09-01), Lary
patent: 4400773 (1983-08-01), Brown
patent: 4414624 (1983-11-01), Summer
patent: 4417302 (1983-11-01), Chimienti
patent: 4420806 (1983-12-01), Johnson
patent: 4439829 (1984-03-01), Tsiang
patent: 4504902 (1985-03-01), Gallaher
patent: 4513390 (1985-04-01), Walter
patent: 4539637 (1985-09-01), De Bruler
patent: 4562535 (1985-12-01), Vincent
patent: 4570217 (1986-02-01), Allen et al.
patent: 4591976 (1986-05-01), Webber et al.
patent: 4604694 (1986-08-01), Hough
patent: 4805106 (1989-02-01), Pfeifer
IBM Technical Disclosure Bulletin, vol. 26, No. 7A, Dec. 1983, "Method for Decreasing Arbitration Overhead," by Bergey, et al. pp. 3370-3371.
IEEE Transactions on Computers, vol. C-34, No. 1, Jan. 1985, "Data Coherence Problem in a Multicache System", by Yen et al, pp. 56-65.
Bartlett John R.
Corbin Stephen S.
Creary Trevor A.
Ford David F.
Frank Steven J.
Anderson Lawrence E.
Encore Computer Corporation
Pahl Jr. Henry D.
LandOfFree
Multiprocessor computer system employing a plurality of tightly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor computer system employing a plurality of tightly , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor computer system employing a plurality of tightly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1374600