Boots – shoes – and leggings
Patent
1992-09-24
1994-02-01
Chun, Debra A.
Boots, shoes, and leggings
364DIG1, 3642281, 3642292, 364243, 36424341, 364285, G06F 1212
Patent
active
052838862
ABSTRACT:
Herein disclosed is a multiprocessor system which comprises first and second processors (1001 and 1002), first and second cache memories (100:#1 and #2), an address bus (123), a data bus (126), an invalidating signal line (PURGE:131) and a main memory (1004). The first and second cache memories are operated by the copy-back method. The state of the data of the first cache (100:#1) exists in one state selected from a group consisting of an invalid first state, a valid and non-updated second state and a valid and updated third state. The second cache (100:#2) is constructed like the first cache. When the write access of the first processor hits the first cache, the state of the data of the first cache is shifted from the second state to the third state, and the first cache outputs the address of the write hit and the invalidating signal to the address bus and the invalidating signal line, respectively. When the write access from the first processor misses the first cache, a data of one block is block-transferred from the main memory to the first cache, and the invalidating signal is outputted. After this, the first cache executes the write of the data in the transfer block. In case the first and second caches hold the data in the third state relating to the pertinent address when an address of an access request is fed to the address bus (123), the pertinent cache writes back the pertinent data in the main memory.
REFERENCES:
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4843542 (1989-07-01), Dashiell et al.
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 4979099 (1990-12-01), Milia et al.
patent: 5058006 (1991-10-01), Durdan et al.
Tehranian, Michael M. "Twin Cache Tags Enable Concurrent Micro/DMA Processing," Computer Design, vol. 24, No. 6, Jun. 1985, pp. 157-159.
J. Archibald and J. Baer, Cache coherence protocols: Evaluation using a multiprocessor simulation model; ACM Transactions on Computer Systems, vol. 4, No. 4, Nov. 1986, pp. 273-298.
A. J. Smith, Cache memories; Computering Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Aoki Hirokazu
Hatano Susumu
Kitano Jun
Nishii Osamu
Oishi Kanji
Chun Debra A.
Hitachi , Ltd.
LandOfFree
Multiprocessor cache system having three states for generating i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor cache system having three states for generating i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor cache system having three states for generating i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-585851