Multiprocessor cache snoop access protocol wherein snoop means p

Details Multiprocessor cache snoop access protocol wherein snoop means p Multiprocessor cache snoop access protocol wherein snoop means p

1991-08-30

1994-08-02

Dixon, Joseph L.

Boots, shoes, and leggings

395400, 364DIG1, 3642292, 36424344, 36424341, G06F 1200

Patent

active

053353358

ABSTRACT:
A method and apparatus for enabling a dual ported cache system in a multiprocessor system to guarantee snoop access to all host bus cycles which require snooping. The cache controller includes a set of latches coupled to the host bus which it uses to latch the state of the host bus during a snoop cycle if the cache controller is unable to immediately snoop that cycle. The cache controller latches that state of the host bus in the beginning of a cycle and preserves this state throughout the cycle due to the effects of pipelining on the host bus. In addition, the cache controller is able to delay host bus cycles to guarantee snoop access to host bus cycles which require snooping. The cache controller generally only delays a host bus cycle when it is already performing other tasks, such as servicing its local processor, and cannot snoop the host bus cycle immediately. When the cache controller latches the state of the bus during a write cycle, it only begins to delay the host bus after a subsequent cycle begins. In this manner, one write cycle can complete on the host bus before the cache controller delays any cycles, thereby reducing the impact of snooping on host bus bandwidth. Read cycles are always delayed until the cache controller can complete the snooping operation because the cache may be the owner of the data and a write back cycle may be necessary.

REFERENCES:
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5056002 (1991-10-01), Watanabe
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5113514 (1992-05-01), Albonesi et al.
patent: 5131081 (1992-07-01), MacKenna et al.
patent: 5146603 (1992-09-01), Frost et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5170476 (1992-12-01), Laasko et al.
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5195089 (1993-03-01), Sindhu et al.
James Archibald and Jean-Loup Baer, "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors," Oct. 18, 1985, pp. 1-32.
Paul Sweazey and Alan Jay Smith, "A Class of Compatible Cache Consistencey Protocols and their Support by the IEEE Futurebus," 13th International Symposium on Computer Architecture 1986, pp. 414-423.
James R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," 1983, pp. 124-131.

Affiliated with

Also associated with

Rating

Multiprocessor cache snoop access protocol wherein snoop means p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor cache snoop access protocol wherein snoop means p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor cache snoop access protocol wherein snoop means p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-71489