Multiprocessor cache memory unit selectively enabling bus snoopi

Details Multiprocessor cache memory unit selectively enabling bus snoopi Multiprocessor cache memory unit selectively enabling bus snoopi

1993-02-18

1995-12-26

Whitfield, Michael A.

Boots, shoes, and leggings

364DIG1, 395472, G06F 1208, G06F 1216

Patent

active

054796342

ABSTRACT:
A cache memory unit for use in a multiprocessor. The unit includes a data memory, a tag memory, a valid flag section, and an address bus, a comparator, and a clear signal producing section which produces a monitoring clear signal based on an output from the comparator and a monitoring strobe signal. The valid flag section receives the monitoring clear signal from the clear signal producing section. The cache memory unit further includes a monitoring strobe signal activating section which causes the monitoring strobe signal to be inputted to the clear signal producing section active or inactive whereby the valid flag section is cleared or prohibited from being cleared. The monitoring strobe signal activating section is reset when the operation enters into an in-circuit emulator (ICE) program and is set when the operation is freed from the ICE program. The cache memory unit enables the system to be debugged precisely without no delay in the execution of time.

REFERENCES:
patent: 3845474 (1974-10-01), Lange et al.
patent: 4930106 (1990-05-01), Danilenko et al.
patent: 5014240 (1991-05-01), Suzuki
patent: 5045996 (1991-09-01), Barth et al.
patent: 5056002 (1991-10-01), Watanabe
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5157774 (1992-10-01), Culley
patent: 5206945 (1993-04-01), Nishimukai et al.
patent: 5287481 (1994-02-01), Lin

Affiliated with

Also associated with

Rating

Multiprocessor cache memory unit selectively enabling bus snoopi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor cache memory unit selectively enabling bus snoopi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor cache memory unit selectively enabling bus snoopi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1376509