Multiport RAM for use within a viterbi decoder

Details Multiport RAM for use within a viterbi decoder Multiport RAM for use within a viterbi decoder

1995-04-06

1998-10-13

Gordon, Paul P.

Excavating

371 431, G06F 1110

Patent

active

058223410

ABSTRACT:
A memory block structure for use within a viterbi decoder includes multiple dual port RAMs configured as multiport RAMs. The memory block structure is configured to allow a one-word write operation and an N-word read operation during a single clock cycle in order to achieve one decoded output symbol per clock period using the viterbi algorithm. By using dual port RAMs, a more densely packed and less expensive memory block structure is achieved. An encoded stream of input symbols are input to the viterbi decoder and written to the memory block structure one word at a time. Once X+Y bits have been written to the memory block structure, the decoder will then read N words from the memory block structure, simultaneously, reading back through X+Y words and outputting Y bits N at a time at the end of the trace back through memory. This process is repeated once the next Y words have been written to the memory block 22, with X+Y words being traced back through and the appropriate Y bits being output, until the entire encoded stream of input symbols has been decoded.

REFERENCES:
patent: 4302775 (1981-11-01), Widergren et al.
patent: 4394774 (1983-07-01), Widergren et al.
patent: 4539684 (1985-09-01), Kloker
patent: 4748626 (1988-05-01), Wong
patent: 4761796 (1988-08-01), Dunn et al.
patent: 4937781 (1990-06-01), Lee et al.
patent: 5014235 (1991-05-01), Morton
patent: 5031132 (1991-07-01), Dolazza
patent: 5101446 (1992-03-01), Resnikoff et al.
patent: 5105387 (1992-04-01), Childers et al.
patent: 5142540 (1992-08-01), Glasser
patent: 5144256 (1992-09-01), Lim
patent: 5175702 (1992-12-01), Beraud et al.
patent: 5193094 (1993-03-01), Viterbi
patent: 5204841 (1993-04-01), Chappell et al.
patent: 5263143 (1993-11-01), Robinson et al.
patent: 5271061 (1993-12-01), Crandall
patent: 5327375 (1994-07-01), Harahi
patent: 5342990 (1994-08-01), Rossum
patent: 5365551 (1994-11-01), Snodgrass et al.
patent: 5375250 (1994-12-01), Van den Heuvel
patent: 5404337 (1995-04-01), Sato
patent: 5408129 (1995-04-01), Farmwald et al.
patent: 5432804 (1995-07-01), Diamondstein et al.
patent: 5519808 (1996-05-01), Benton, Jr. et al.
Sakurali et al., "Transparent-Refresh DRAM (TReD) Ssing Dual-Port DRAM Cell", IEEE, pp. 4.3.1-4.3.4, 1988.
Furuyama et al., "An Experimental 2-Bits/Cell Storage DRAM for Mcro Cell of Memory-on-Logic Application," IEEE, pp. 4.4.1-4.4.4, 1988.
George C. Clark and J. Bibb Cain, Error-Correction Coding For Digital Communications, Plenum Press, 1981, pp. 231-235.
E. Paaske, S. Pedersen and J. Sparso, An Area-Efficient Path Memory Structure for VLSI Implementation of High Speed Viterbi Decoders, Integration, The VLSI Journal, vol. 12, No. 1, Nov. 1991, pp. 79-91 (Netherlands).

Affiliated with

Also associated with

Rating

Multiport RAM for use within a viterbi decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiport RAM for use within a viterbi decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport RAM for use within a viterbi decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-321051