Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1996-11-22
1999-08-10
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
208 629, G06F 738, G06F 752
Patent
active
059351985
ABSTRACT:
A multiplier array is modified to perform interpolations. The interpolations use a normalized first operand A between 0 and 1. The interpolation is the function B * A+C * (1-A). Standard multipliers accept two operands as inputs, but interpolations require 3 operands (A, B, C). The AND gates in Booth encoders in a standard multiplier array are replaced by multiplexers. Each multiplexer selects a bit from one of the two operands (B or C) based on a bit of the first operand A. The interpolate operation multiplies the first operand A by the second operand B while simultaneously multiplying the bit-wise inverse of the first operand A' by the third operand C. Since one multiply is with the first operand A while the second multiply is with the inverse A' of the first operand, one of the multiplies always generates zero while the other multiply generates either a one or a zero for each bit of the first operand. The multiply producing zero is deleted by not being selected by the multiplexer; instead the multiplexer selects the other multiply as an intermediate product term. Thus the intermediate product terms for the half of the inputs which generate a zero product term are never generated. A correction term is generated and added in to account for the difference between the bit-wise inverse of A and the two's complement of A. The multiplexers can be enlarged to allow either standard 2-operand multiplies or 3-operand interpolations in the same multiplier array. The interpolator-multiplier is especially useful for 3D graphics applications.
REFERENCES:
patent: 4546446 (1985-10-01), Machida
patent: 5138699 (1992-08-01), Minor et al.
patent: 5157388 (1992-10-01), Kohn
patent: 5299300 (1994-03-01), Femal et al.
patent: 5307450 (1994-04-01), Grossman
patent: 5345541 (1994-09-01), Kelley et al.
patent: 5396592 (1995-03-01), Fujimoto
patent: 5402533 (1995-03-01), Kelley et al.
patent: 5444835 (1995-08-01), Turkowski
patent: 5457775 (1995-10-01), Johnson, Jr. et al.
patent: 5459823 (1995-10-01), Silverbrook et al.
patent: 5493644 (1996-02-01), Thayer et al.
patent: 5544292 (1996-08-01), Winser
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5550960 (1996-08-01), Shirman et al.
"3D For Free", Jeff Mace, PC Magazine, Dec. 3, 1996, pp. 259-276.
Mai Tan V.
S3 Incorporated
LandOfFree
Multiplier with selectable booth encoders for performing 3D grap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplier with selectable booth encoders for performing 3D grap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier with selectable booth encoders for performing 3D grap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1115013