Boots – shoes – and leggings
Patent
1990-09-20
1992-08-11
Malzahn, David H.
Boots, shoes, and leggings
364745, G06F 752
Patent
active
051385708
ABSTRACT:
When performing fixed point multiplication with 32 bit operands for example, the product is, in general, represented by a 64 bit number. However, a typical microprocessor may compute the product to only 32 bits. Therefore, the possibility of overflow exists. The present invention provides an indication as to the status of the upper (most significant) 32 bits of the product. This indication may include both "carry" and "overflow" flags, which are unsigned and signed overflow, respectively. The inventive technique is implemented in hardware that is used in conjunction with a Booth recoding multiplier.
REFERENCES:
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4534010 (1985-08-01), Kobayashi et al.
patent: 4700324 (1987-10-01), Doi et al.
patent: 4893267 (1990-01-01), Alsup et al.
patent: 4941119 (1990-07-01), Moline
WE 32100 Microprocessor Information Manual, Jan. 1985, pp. 3-85.
WE 32200 Microprocessor Advanced Information Data Sheet, Oct. 1986, Comcode 105195770, two pages.
Clipper C300 Data Sheet, 32-Bit Compute Engine, Intergraph Advanced Processor Division, Sep., 1988, pp. 8, 26, and 29.
Intel 80386 Programmer's Reference Manual, 1986, pp. 3-7, 17-63, 17-64 17-116, 17-117.
Motorola MC68020 32-Bit Microprocessor User's Manual, Prentice-Hall, Inc. Englewood Cliffs, N. J. 07632, with Cover Book Credentials, pp. B-118 B-119, B-120 and B-121.
AT&T Bell Laboratories
Fox James H.
Malzahn David H.
LandOfFree
Multiplier signed and unsigned overflow flags does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplier signed and unsigned overflow flags, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier signed and unsigned overflow flags will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-351976