Multiplier, especially a serial bit multiplier, free from intern

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364754, G06F 752

Patent

active

055110185

ABSTRACT:
A multiplier for least significant bit first multiplication of a multiplicand coded on n bits by a multiplier coefficient includes a processor which, for each bit of the decimal part of the multiplier coefficient between the least significant bit and the most significant bit, calculates the sum of rank n+1 obtained from partial products of the bit in question with the n bits of the multiplicand and from corresponding sums calculated for the preceding bit or bits of the multiplier coefficient. This prevents internal overflow of the multiplier.

REFERENCES:
patent: 3956622 (1976-05-01), Lyon
patent: 4346451 (1982-08-01), Katayama
patent: 5103419 (1992-04-01), Toyokura et al.
K. Pekmestzi et al. "Cellular two's complement serial-pipeline multipliers", Nov. 1979 pp. 575-580 (Radio Electronic Engineer, vol. 49, No. 11, GB).
R. Lyon, "Concise Papers", Apr. 1976, pp. 418-425 (IEEE Transactions on Communications).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiplier, especially a serial bit multiplier, free from intern does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier, especially a serial bit multiplier, free from intern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier, especially a serial bit multiplier, free from intern will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2314518

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.