Multiplier circuit with selectively interconnected pipelined mul

Details Multiplier circuit with selectively interconnected pipelined mul Multiplier circuit with selectively interconnected pipelined mul

1989-01-27

1990-08-28

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 752

Patent

active

049531190

ABSTRACT:
A multiplier which processes 32 bit operands to provide two 16 bit by 16 bit fixed point products or one 32 bit floating point product during each clock pulse. Two 16 bit by 16 bit fixed point products or one 32 bit floating point product are initiated on every clock pulse and results of the multiplication process are available after a fixed pipeline delay on a continuous basis. The fixed and floating point pipeline operations may also be interleaved. The 32 bit input operands are selected from three external sources or from the last output product. A modified Booth algorithm is implemented employing dual parallel processing paths which are employed to separately produce the 16 bit by 16 bit fixed point products or are combined to produce the 32 bit floating point product. Exponent computations are performed in parallel in the floating point computational mode.

REFERENCES:
patent: 4541048 (1985-09-01), Propster et al.
patent: 4594679 (1986-06-01), George et al.
patent: 4755962 (1988-07-01), Mor
patent: 4825401 (1989-04-01), Ikumi

Affiliated with

Also associated with

Rating

Multiplier circuit with selectively interconnected pipelined mul does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier circuit with selectively interconnected pipelined mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier circuit with selectively interconnected pipelined mul will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1594684