Multiplier circuit with rounding-off function

Details Multiplier circuit with rounding-off function Multiplier circuit with rounding-off function

1995-05-03

1997-04-08

Mai, Tan V.

Boots, shoes, and leggings

G06F 752

Patent

active

056194404

ABSTRACT:
A multiplier circuit having a rounding-off function. A multiplier circuit has a smaller circuit size and operates at a higher speed by using a rounding half adder. An addition processing part which receives partial products from a partial product generating part, includes in its first stage two half adders and a rounding half adder. Its second stage includes three full adders, as does its third stage. Its fourth stage includes a three-bit carry look ahead adder. The output of the rounding half adder is the sum of the two inputs and an auxiliary value, such as 1. By utilizing the rounding half adder, a separate rounding circuit is unnecessary.

REFERENCES:
patent: 3623012 (1971-12-01), Lowry et al.
patent: 3885141 (1975-05-01), Kieburtz
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4648058 (1987-03-01), Masumoto
patent: 4982355 (1991-01-01), Nishimura et al.
patent: 5007009 (1991-04-01), Azetsu
patent: 5010510 (1991-04-01), Nishimura et al.
patent: 5142490 (1992-08-01), Tsujihashi et al.

Affiliated with

Also associated with

Rating

Multiplier circuit with rounding-off function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier circuit with rounding-off function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier circuit with rounding-off function will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401407