Multiplier circuit

Details Multiplier circuit Multiplier circuit

2007-12-25

2007-12-25

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

10652899

ABSTRACT:
A multiplier circuit is disclosed for multiplying a multiplicand by a multiplier. The multiplier circuit includes a partial product generator and a partial product adder. The partial product generator includes a first input to receive a multiplicand; a second input to receive a multiplier; partial product generation means for producing a plurality of partial products based on the multiplicand and the multiplier; and an output coupled to the partial product generation means to provide the plurality of partial products. The partial product adder includes an input coupled to the output of the partial product generator; a plurality of adders to add the plurality of partial products to produce a final product, the plurality of adders comprising a plurality of compressors having substantially the same width; and an output coupled to the plurality of adders to provide the final product.

REFERENCES:
patent: 4852037 (1989-07-01), Aoki
patent: 4972362 (1990-11-01), Elkind et al.
patent: 5070502 (1991-12-01), Supnik
patent: 5181185 (1993-01-01), Han et al.
patent: 5265043 (1993-11-01), Naini et al.
patent: 5347482 (1994-09-01), Williams
patent: 5504915 (1996-04-01), Rarick
patent: 5754459 (1998-05-01), Telikepalli
patent: 5808928 (1998-09-01), Miyoshi
patent: 5867415 (1999-02-01), Makino
patent: 6012079 (2000-01-01), Song
patent: 6275841 (2001-08-01), Potter et al.
patent: 6301599 (2001-10-01), Chehrazi et al.
patent: 6434587 (2002-08-01), Liao et al.
patent: 6442582 (2002-08-01), Hale
patent: 6460064 (2002-10-01), Lee
patent: 6571268 (2003-05-01), Giacalone et al.
patent: 6611857 (2003-08-01), Lemonds et al.
patent: 6692534 (2004-02-01), Wang et al.
patent: 2001/0009012 (2001-07-01), Itoh
patent: 2002/0116433 (2002-08-01), Awaka et al.
patent: 2002/0169812 (2002-11-01), Orchard
patent: 57199044 (1982-12-01), None
patent: 62166424 (1987-07-01), None
patent: 03214233 (1991-09-01), None
patent: 03269724 (1991-12-01), None
patent: 04153730 (1992-05-01), None
patent: 06348457 (1994-12-01), None
patent: WO91/19249 (1991-12-01), None
patent: WO95/04964 (1995-02-01), None
Kwan, Manto, Comparison of Various Multipliers for Performance Issues, High Speed & Low Power ASIC 97.575, Mar. 24, 2003, Carleton University, Department of Electronics. http://web.doe.carleton.ca/ shams/97575/MantoPresentation.ppt.
Rabaey, Jan M., Chandrakasan, Anantha, Nikolic, Borivoje, Digital Integrated Circuits A Design Perspective, Arithmetic Circuits, Jan. 2003, http://bwrc.eecs.berkeley.edu/lcBook/Slides/chapter11.ppt.
Bohsali, Mounir, Doan, Michael, Design of Regularly Structured Wallace Tree Multipliers, http://www.eecs.berkeley.edu/ mounir/ee241/ee241.part2.pdf.
Bohsali, Mounir, Doan, Michael, Rectangular Styled Wallace Tree Multipliers, http://www.eecs/berkeley.edu/ mounir/ee241/ee241—final—report.pdf.
Wallace, C.S. (1964). A suggestion for a fast multiplier. IEEE Transaction on Computers 13, 14—17.
A.D. Booth, A signed binary multiplication technique, Qt. J. Mech. Appl. 118 Math., vol. 4, Part 2, 1951.

Affiliated with

Also associated with

Rating

Multiplier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3889586