Multiplier-based processor-in-memory architectures for image...

Details Multiplier-based processor-in-memory architectures for image... Multiplier-based processor-in-memory architectures for image...

2007-01-23

2007-01-23

Ngo, Chuong D. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

10409059

ABSTRACT:
A Procesor-In-Memory (PIM) includes a digital accelerator for image and graphics processing. The digital accelerator is based on an ALU having multipliers for processing combinations of bits smaller than those in the input data (e.g., 4×4 adders if the input data are 8-bit numbers). The ALU implements various arithmetic algorithms for addition, multiplication, and other operations. A secondary processing logic includes adders in series and parallel to permit vector operations as well as operations on longer scalars. A self-repairing ALU is also disclosed.

REFERENCES:
patent: 4811269 (1989-03-01), Hirose et al.
patent: 6014684 (2000-01-01), Hoffman
patent: 6286024 (2001-09-01), Yano et al.
patent: 6523055 (2003-02-01), Yu et al.
patent: 6704762 (2004-03-01), Inoue
patent: 6718465 (2004-04-01), Lin

Affiliated with

Also associated with

Rating

Multiplier-based processor-in-memory architectures for image... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier-based processor-in-memory architectures for image..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier-based processor-in-memory architectures for image... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3722172