Boots – shoes – and leggings
Patent
1985-08-14
1987-01-20
Thomas, James D.
Boots, shoes, and leggings
G06F 752
Patent
active
046384499
ABSTRACT:
An improved multiplier is disclosed for multiplying a first operand times a second operand, which includes a Booth-type translator having an input connected to receive the first operand, for translating the binary expression of the first operand into a sequence of signed digits. The multiplier further includes a partial product generator having a first input connected to the output of the translator and a second input connected to receive the second operand, for multiplying the translated first operand times the second operand and outputting partial products consisting of signed digits. The multiplier further includes an array of adders, each adder having an input connected to two of the signed digits output from the partial product generator, for providing a sum consisting of a sequence of signed digits. The multiplier further includes an inverse translator having an input connected to the output of the adders, for operating on the sequence of signed digits output from the adders, for providing a conventional binary expression for the product of the first and the second operands. The improved multiplier is capable of faster operation than has been available in the prior art.
REFERENCES:
patent: 3023962 (1962-03-01), Stafford
patent: 3100835 (1963-08-01), Bedrij
patent: 3100836 (1963-08-01), Paul et al.
patent: 3275812 (1966-09-01), Coates, Jr. et al.
patent: 3316393 (1967-04-01), Ruthazer
patent: 3346730 (1967-10-01), Hanson
patent: 3553446 (1971-01-01), Kruy
patent: 3743824 (1973-07-01), Smith
patent: 3902055 (1975-08-01), Haims et al.
patent: 3925651 (1975-12-01), Miller
patent: 3925652 (1975-12-01), Miller
patent: 3987291 (1976-10-01), Gooding et al.
patent: 3993891 (1976-11-01), Beck et al.
patent: 4139894 (1979-02-01), Reitsma
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4203157 (1980-05-01), Daniels et al.
patent: 4215419 (1980-07-01), Majerski
patent: 4276607 (1981-06-01), Wong
patent: 4546446 (1985-10-01), Machida
Shlomo Waser, "High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing," IEEE Computer, Oct. 1978, pp. 19-29.
Hoel John E.
International Business Machines - Corporation
Shaw Dale M.
Thomas James D.
LandOfFree
Multiplier architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplier architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2139224