Multiplier

Details Multiplier Multiplier

2008-01-22

2008-01-22

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific input to output function

Combining of plural signals

C327S356000

Reexamination Certificate

active

07321253

ABSTRACT:
A conventional multiplier which uses a MOS transistor has a subject that, in order to compensate for a variation of a bias voltage or the like, it is necessary to add a complicated correcting circuit to an outputting section or the like, and the circuit scale becomes great and the power consumption increases. A multiplier includes NMOS transistors (3, 4, 5) and constant voltage sources (6, 9, 12) connected to the gates of the NMOS transistors (3, 4, 5), respectively, and the voltage value of a constant voltage source (9) and the voltage value of another constant voltage source (12) are set equal to each other. Further, the NMOS transistor (4) and the NMOS transistor (5) are formed same as each other.

REFERENCES:
patent: 4546275 (1985-10-01), Pena-Finol et al.
patent: 5355534 (1994-10-01), Kimura
patent: 5396659 (1995-03-01), Kimura
patent: 5606738 (1997-02-01), Onodera et al.
patent: 5717364 (1998-02-01), Ariie et al.
patent: 5872446 (1999-02-01), Cranford et al.
patent: 5875392 (1999-02-01), Tanaka
patent: 5909136 (1999-06-01), Kimura
patent: 6388501 (2002-05-01), Chien
patent: 6466775 (2002-10-01), Franca-Neto
patent: 6469564 (2002-10-01), Jansen
patent: 6573760 (2003-06-01), Gabara
patent: 5-46792 (1993-02-01), None
patent: 8-50625 (1996-02-01), None

Affiliated with

Also associated with

Rating

Multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2802530