Boots – shoes – and leggings
Patent
1994-12-21
1997-07-08
Mai, Tan V.
Boots, shoes, and leggings
36476001, G06F 738, G06F 752
Patent
active
056468741
ABSTRACT:
A method and a computing device for the multiplication/multiplication-accumulation of signed numbers, respectively of N bits and N-1 bits, generated a subword of N bits selectable from the result of 2N-1 bits using a multiplier/multiplier-accumulator incorporating a register file connected to an arithmetic and logic unit by a first bus and a second bus via a barrel shifter. The output of the arithmetic and logic unit is connected to the register by a third bus. A Booth Finite State Machine (FSM) is connected to the first bus. A partial product is realigned with respect to an operand A and an Arithmetical Shift Right (ASR) according to the following relation: product=ASR (product, align).+-.operand.sub.-- A. The cycles of a second type ar repeated until the partial product has been shifted by a number of bits corresponding to the desired subword position. Cycles of a first type are performed, such as to obtain, with respect to a Logical Shift Left (LSL), the relation: product=product.+-.LSL (operand.sub.-- A, align). The alignment quantity and the arithmetic operation are determined by the control FSM according to the Booth decoding of an operand B.
Mai Tan V.
VLSI Technology Inc.
LandOfFree
Multiplication/multiplication-accumulation method and computing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplication/multiplication-accumulation method and computing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplication/multiplication-accumulation method and computing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2412523