Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-03-31
2000-12-26
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708551, G06F 752, G06F 738
Patent
active
061674192
ABSTRACT:
A multiplication method and a multiplication circuit, wherein a multiplicand is multiplied by a multiplier using a multiplication process, the result of the multiplication is added by an addition process to a rounding signal to be output from a rounding signal generation process, and the result of the addition, i.e., a multiplication result obtained after rounding, is stored in a register. By a barrel shifter, the multiplication result obtained after rounding stored in the register is shifted by a bit count indicated by a shift bit count signal. The shift bit count signal output from an instruction control process is input to the barrel shifter and a rounding signal generation process. The rounding signal generation process generates a rounding signal on the basis of the shift bit count signal indicating the bit count used to shift the multiplication result after rounding. By carrying out a rounding process in the addition process by using the rounding signal, the rounding process can be carried out at an appropriate position desired by the user without increasing instruction code or storage.
REFERENCES:
patent: 4841468 (1989-06-01), Miller et al.
patent: 4876660 (1989-10-01), Owen et al.
patent: 4941120 (1990-07-01), Brown et al.
patent: 5128889 (1992-07-01), Nakano
patent: 5208770 (1993-05-01), Ito
patent: 5218563 (1993-06-01), Juri et al.
patent: 5276634 (1994-01-01), Suzuki et al.
patent: 5500812 (1996-03-01), Saishi et al.
JPO Search Report dated Aug. 18, 1998 with English translation of Office Action.
European Search Report, EP 98 10 5884, dated Jun. 26, 1998.
Lu F ET AL: "A Bit-Level Pipelined Implementation of a CMOS Multiplier-Accumulator Using a New Pipelined Full-Adder Cell Design" proceedings of the Annual International Phoenix Conference on Computers and Communications, Scottsdale, Mar. 22-24, 1989, no. CONF. 8, Mar. 22, 1989, Institute of Electrical and Electronics Engineers, pp. 49-53, XP000040896 * p. 53, left-left column, paragraph 1 -paragraph 4; figure 2 * .
Wonyong Sung: "An Automatic Scaling Method for the Programming of Fixed-Point Digital Signal Processors" Signal Image and Video Processing, Singapore, Jun. 11-14, 1991, vol. VOL. 1, no. SYMP. 24, Jun. 11, 1991, Institute of Electrical and Electronics Engineers, pp. 37-40, XP000384735 * figure 3 * .
Copy of Office Action dated Mar. 2, 1999, Japanese Patent Appln. No. 078695-1998, with full English translation.
Kurohmaru Shun-ichi
Saishi Mana
Mai Tan V.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Multiplication method and multiplication circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplication method and multiplication circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplication method and multiplication circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006095