Multiplexer circuit with combined level shifting and delay...

Details Multiplexer circuit with combined level shifting and delay... Multiplexer circuit with combined level shifting and delay...

2008-01-15

2008-01-15

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Converging with plural inputs and single output

C327S333000

Reexamination Certificate

active

11303785

ABSTRACT:
A digitally controlled circuit is arranged to provide the combined functions of level shifting, multiplexing, and delay control functions. The circuit is compact, and uses lower power and lower overall noise susceptibility over other solutions. A programmable bias current is arranged to adjust the delay through the circuit. The bias current can be provided by a digitally controlled current source, a binary weighted current DAC, or other digitally controlled means. The multiplexing functions are provided by an input stage circuit that is current limited by the programmable bias current. An output stage is arranged to convert signals from the input stage to a desired voltage level.

REFERENCES:
patent: 4608530 (1986-08-01), Bacrania
patent: 5487048 (1996-01-01), McClure
patent: 6462527 (2002-10-01), Maneatis
patent: 2004/0061525 (2004-04-01), Tamaki

Affiliated with

Also associated with

Rating

Multiplexer circuit with combined level shifting and delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexer circuit with combined level shifting and delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer circuit with combined level shifting and delay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3917215