Multiplexer circuit and analogue-to-digital converter

Details Multiplexer circuit and analogue-to-digital converter Multiplexer circuit and analogue-to-digital converter

2006-04-18

2006-04-18

Pham, Chi (Department: 2667)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

Reexamination Certificate

active

07031349

ABSTRACT:
A multiplexer circuit (100) has at least two input channels (IN0, IN1) and an output channel (2). Each input channel (IN0, IN1) has a first transmission gate (FT0, FT1) and a second transmission gate (ST0, ST1). The transmission gate can be switched by a select signal (SELECT0, SELECT0; SELECT1, SELECT1) for connecting the input channel (IN0, IN1) to the output channel (2). At least one of the input channels (IN0, IN1) has a bypass circuit for preventing a current flowing through the first transmission gate (FT0, FT1) from reaching the other input channel.

REFERENCES:
patent: 5523713 (1996-06-01), Yukutake et al.
patent: 5742551 (1998-04-01), Yukutake et al.
patent: 5955912 (1999-09-01), Ko
patent: 2 319 128 (1998-05-01), None
patent: 1-236731 (1989-09-01), None

Affiliated with

Also associated with

Rating

Multiplexer circuit and analogue-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexer circuit and analogue-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer circuit and analogue-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3556292