Multiplexed voltage reference strategy for codec

Details Multiplexed voltage reference strategy for codec Multiplexed voltage reference strategy for codec

2007-01-16

2007-01-16

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C341S122000

Reexamination Certificate

active

11291733

ABSTRACT:
A shared voltage reference circuit for a codec is shown that includes a voltage reference circuit for producing a reference voltage. A first sample and hold circuit has a first capacitor coupled to an output of the voltage reference circuit through a first switch controlled by a first phase of a sample clock signal for the codec. A second sample and hold circuit has a second capacitor coupled to the output of the voltage reference circuit through a second switch controlled by a second phase of the sample clock signal. A clock generator circuit generates the first and second phases of the sample clock signal, where the first and second phases are non-overlapping.

REFERENCES:
patent: 4385286 (1983-05-01), Haque
patent: 4677322 (1987-06-01), Burson et al.
patent: 5177484 (1993-01-01), Bruckmann
patent: 6052000 (2000-04-01), Nagaraj
patent: 6147522 (2000-11-01), Rhode et al.
patent: 6639414 (2003-10-01), Lien
patent: 6645305 (2003-11-01), Oliver
patent: 6753801 (2004-06-01), Rossi

Affiliated with

Also associated with

Rating

Multiplexed voltage reference strategy for codec does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexed voltage reference strategy for codec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexed voltage reference strategy for codec will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3721006