Multiplex circuit arrangement for use with a semiconductor integ

Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Converging with plural inputs and single output

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327407, H03K 1762

Patent

active

055237134

ABSTRACT:
A multiplex circuit is disclosed in which a plurality of bipolar transistors are combined and in which the respective base terminals thereof are used as inputs, thereby to construct an emitter follower type multiplex circuit. In such an emitter follower type multiplex circuit, the multiplexing function of non-selection/selection is effected by controlling the base potential of the respective bipolar transistors by providing a MOS transistor between each base and a high potential of the power source through a resistor and a current drawing circuit. In accordance with such a scheme, when a selection of one input signal is made, the bipolar transistor corresponding thereto is permitted to turn ON on the basis of an input signal supplied to the base terminal thereof. The bipolar transistors corresponding to the non-selection input signals are maintained OFF, through activating the current drawing circuits associated therewith, irrespective of the potential levels of the incoming input signals supplied to the base terminals thereof. In the emitter follower type multiplex circuit, a constant current source is also provided between the commonly connected emitters of the bipolar transistors and the power source of low potential. The multiplex arrangement effected can be of the collector dot type multiplex circuit. Such multiplex circuits are used with a semiconductor integrated circuit such as a memory circuit.

REFERENCES:
patent: 3638131 (1972-01-01), Sarkissian
patent: 3953839 (1976-04-01), Dennison et al.
patent: 4147943 (1979-04-01), Peterson
patent: 4651033 (1987-03-01), Yasutake et al.
patent: 4668881 (1987-05-01), Piasecki
patent: 4883987 (1989-11-01), Fattaruso
patent: 4932027 (1990-06-01), Scharrer
patent: 4984196 (1991-01-01), Tran et al.
patent: 5122689 (1992-06-01), Barre
patent: 5144164 (1992-09-01), Sugimoto et al.
patent: 5289048 (1994-02-01), Ishihara et al.
patent: 5298810 (1994-03-01), Scott et al.
patent: 5331206 (1994-07-01), Liron
patent: 5465061 (1995-11-01), Dufour

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiplex circuit arrangement for use with a semiconductor integ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplex circuit arrangement for use with a semiconductor integ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplex circuit arrangement for use with a semiconductor integ will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-386698

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.