Multiple VCO phase lock loop architecture

Details Multiple VCO phase lock loop architecture Multiple VCO phase lock loop architecture

2002-01-23

2003-12-30

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S162000, C375S376000, C331SDIG002

Reexamination Certificate

active

06670833

ABSTRACT:

FIELD
The present invention relates to phase-lock loop circuits. More particularly, the present invention relates to a multiple voltage controlled oscillator phase-locked loop architecture.
BACKGROUND
Phase-lock loops (PLL) may include a phase-frequency detector (PFD) that provides control signals indicative of a phase difference between a reference clock signal and a feedback clock signal such as a VCO clock of a voltage controlled oscillator (VCO). A charge pump may convert a digital output of the PFD to an analog current (or signal), which may then be integrated by a loop filter to generate a control voltage. The VCO may provide an oscillation signal responsive to the voltage signal.
Advancement in technology scaling is pushing the frequencies over which integrated circuits (such as microprocessors) are operating. At the same time, smaller and smaller feature sizes are causing much higher leakage devices. For this reason, a loop filter capacitance may be implemented using metal wire capacitance. The area of this capacitance may be much larger than previous generations. The area of the loop filter may be about 90 percent of the PLL area. To support a wide frequency range (from very low frequency to very high range) and at the same time achieving optimized performance without further increasing the area or the complexity of the clock generation, multiple PLLs may be utilized each operating at a specific range. However, multiple PLLs using multiple loop filters may require a large area as well as exponentially increase the complexity of the clock generation.


REFERENCES:
patent: 4868513 (1989-09-01), Piercy et al.
patent: RE34317 (1993-07-01), Ikeda
patent: 5572167 (1996-11-01), Alder et al.
patent: 5592113 (1997-01-01), Quiet et al.
patent: 5686864 (1997-11-01), Martin et al.
patent: 5815041 (1998-09-01), Lee et al.
patent: 5825210 (1998-10-01), Oh
patent: 5909130 (1999-06-01), Martin et al.
patent: 6320424 (2001-11-01), Kurd et al.

Affiliated with

Also associated with

Rating

Multiple VCO phase lock loop architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple VCO phase lock loop architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple VCO phase lock loop architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3175758